Fig. 1. TDDB effect, cross-section view
Fig. 2. TDDB model for NMOS
Fig. 3. Single-path model
Fig. 4. Dual-path model
Fig. 5. Noise-margin analysis
Fig. 6. Power vs. reverse-body biasing
Fig. 7. Delay vs. reverse body biasing
Fig. 8. Input and output waveform before HBD
Fig. 9. Input and output waveform after HBD
Fig. 10. Input and output waveform before HBD
Fig. 11. Input and output waveform after HBD
Fig. 12. Input and output waveform after compensation
Fig. 13. c3540 circuit Output waveform after compensation
Table 1. Simulation Results for Inverter Chain with TDDB
References
- J.H. Stathis, "Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits," in Proc. Intl. Reliability Physics Symposium, pp. 132-149, 2001.
- M. Choudhury, V. Chandra, K. Mohanram, R. Aitken, "Analytical model for TDDB-based performance degradation in combinational logic," in Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 423-428, 2010.
- T. Nigam, A. Kerber, P. Peumans, "Accurate model for time-dependent dielectric breakdown of high-k metal gate stacks," in Proc. Intl. Reliability Physics Symposium, pp. 523-530, 2009.
- B. Kaczer, R. Degraeve, "Gate oxide breakdown in FET devices and circuits: From nanoscale physics to systemlevel reliability," in Microelectronics Reliability, vol. 47, pp. 559-566, May 2007. https://doi.org/10.1016/j.microrel.2007.01.063
- J. Fang, S.S. Sapatnekar, "Scalable methods for the analysis and optimization of gate oxide breakdown," in Quality Electronic Design (ISQED), pp. 638-645, 2010.
- H. Wang, M. Miranda, F. Catthoor, D. Wim, "Impact of random soft oxide breakdown on SRAM energy/delay drift," IEEE Trans. Device and Mater. Rel., Vol. 7, No. 4, pp. 581-591, December 2007. https://doi.org/10.1109/TDMR.2007.910444
- T. Wee Chen, Y. M. Kim, K. Kim, Y. Kameda, M. Mizuno, S. Mitra, "Experimental study of gate-oxide early life failures," in Proc. Intl. Reliability Physics Symposium, pp. 650-658, 2009.
- S.S. Lombardo, J.H. Stathis, B.P. Linder, K.L. Pey, F. Palumbo, C.H. Tung, "Dielectric breakdown mechanisms in gate oxides," Journal of Applied Physics, Vol. 98, No. 12, pp. 1-36, 2005. https://doi.org/10.1152/japplphysiol.01123.2004
- B. Kacze, R. Degraeve, M. Rasras, K. V. de Mieroop, P. J. Roussel, G. Groeseneken, "Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability," IEEE Trans. Electron Devices, Vol. 49, pp. 500-506, 2002. https://doi.org/10.1109/16.987122
- R. Rodriguez, R.V. Joshi, J.H. Stathis, C.T. Chuang, "Oxide breakdown model and its impact on SRAM cell functionality," in Simulation of Semiconductor Processes and Devices, pp. 283-286, 2003.