Journal of information and communication convergence engineering

  • 제17권4호
  • /
  • Pages.279-284
  • /
  • 2019
  • /
  • 2234-8255(pISSN)
  • /
  • 2234-8883(eISSN)
한국정보통신학회 (The Korea Institute of Information and Commucation Engineering)
권호 표지
DOI QR코드

DOI QR Code

Processing-Node Status-based Message Scattering and Gathering for Multi-processor Systems on Chip

  • Park, Jongsu (School of Electrical and Electronic Engineering, Yonsei University)
  • 투고 : 2019.12.01
  • 심사 : 2019.12.13
  • 발행 : 2019.12.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents processing-node status-based message scattering and gathering algorithms for multi-processor systems on chip to reduce the communication time between processors. In the message-scattering part of the message-passing interface (MPI) scatter function, data transmissions are ordered according to the proposed linear algorithm, based on the processor status. The MPI hardware unit in the root processing node checks whether each processing node's status is 'free' or 'busy' when an MPI scatter message is received. Then, it first transfers the data to a 'free' processing node, thereby reducing the scattering completion time. In the message-gathering part of the MPI gather function, the data transmissions are ordered according to the proposed linear algorithm, and the gathering is performed. The root node receives data from the processing node that wants to transfer first, and reduces the completion time during the gathering. The experimental results show that the performance of the proposed algorithm increases at a greater rate as the number of processing nodes increases.

키워드

참고문헌

  1. L. Benini and G. De Micheli, "Networks on chip: A new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, 2002. DOI: 10.1109/2.976921.
  2. D. L. Ly, M. Saldana, and P. Chow, "The challenges of using an embedded MPI for hardware-based processing nodes," in Proceeding of the International Conference of Field-Programmable Technology, Sydney: Australia, pp. 120-127, 2009. DOI: 10.1109/FPT.2009.5377688.
  3. T. P. McMahon and A. Skjellum, "eMPI/eMPICH: Embedding MPI," in Proceeding of the MPI Developers Conference, Notre Dame: IN, pp. 180-184, 1996. DOI: 10.1109/MPIDC.1996.534111.
  4. P. Mahr, C. Lorchner, H. Ishebabi, and C. Bobda, "SoC-MPI: a flexible message passing library for multiprocessor systems-on-chips," in Proceeding of the International Conference on Reconfigurable Computing and FPGAs, Cancun: Mexico, pp. 187-192, 2008. DOI: 10.1109/ReConFig.2008.27.
  5. S. Gao, A. G. Schmidt, and R. Sass, "Hardware implementation of MPI_BARRIER on an FPGA cluster," in Proceeding of the International Conference on Field Programmable Logic and Applications, Prague: Czech Republic, pp. 12-17, 2009. DOI: 10.1109/FPL.2009.5272560.
  6. MPI-forum [Internet], Available: http://www.mpi-forum.org/.
  7. Open MPI Development Team [Internet], Available: http://www.open-mpi.org/.
  8. Argonne National Laboratory [Internet], Available: http://www.mcs.anl.gov/research /projects/mpich2/.
  9. H. Jeong, W. Hur, and Y. Lee, "Scalable distributed memory embedded system with a low-cost hardware message passing interface," IEICE Electronics Express, vol. 6, pp. 837-843, 2009. DOI: 10.1587/elex.6.837.
  10. W. Chung, H. Jeong, W. Ro, and Y. Lee, "A low-cost standard mode MPI hardware unit for embedded MPSoC," IEICE Trans. on Information and Systems, vol. E94-D, pp. 1497-1501, 2001. DOI: 10.1587/transinf.E94.D.1497.
  11. S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Sparso, and J. Madsen, "A network traffic generator model for fast networkon-chip simulation," in Proceeding of the Design, Automation and Test in Europe, Munich: Germany, vol. 2, pp. 780-785, 2005. DOI: 10.1109/DATE.2005.22.