

Three-phase Three-level Boost-type Front-end PFC Rectifier for Improving Power Quality at Input AC Mains of Telecom Loads

Saravana Prakash P.[†], R. Kalpana^{*}, and Bhim Singh^{**}

[†]*Department of Electrical and Electronics Engineering, National Institute of Technology Karnataka (NITK), Surathkal, India

^{**}Department of Electrical Engineering, Indian Institute of Technology Delhi (IITD), New Delhi, India

Abstract

A three-phase, three-switch, and three-level boost-type PWM rectifier (Vienna rectifier) is proposed as an active front-end power factor correction (PFC) rectifier for telecom loads. The proposed active front-end PFC rectifier system is modeled by the switching cycle average model. The relation between duty ratios and DC link capacitor voltages is derived in terms of the system input currents. Furthermore, the feasible switching states are identified and applied to the proposed system to reduce the switching stress and DC ripples. A detailed equivalent circuit analysis of the proposed front-end PFC rectifier is conducted, and its performance is verified through simulations in MATLAB. Simulation results are verified using an experimental setup of an active front-end PFC rectifier that was developed in the laboratory. Simulation and experimental results demonstrate the improved power quality parameters that are in accordance with the IEEE and IEC standards.

Key words: Average model, Front-end PFC rectifiers, Power quality, Switched mode telecom power supplies, Three-switch, Total harmonic distortion

I. INTRODUCTION

In India, 82% of the urban population and 18% of the rural population are dependent on mobile devices and the internet. In addition, the subscriber count for various services, such as fixed line, wireless, and broadband services, is rapidly increasing. This growing user base, along with the benefits given by the government, such as an auction of 3G and 4G spectra, is fueling large-scale hiring in the telecom and allied service sectors. As a result of this increasing importance of the telecom sector, the power supply to telecom loads has become crucial. Different power supply designing techniques have been discussed in [1]. These techniques should meet the power quality parameters specified under the IEEE-519 and

IEC-61000-3-2 standards [2], [3]. The improved power quality converters used in switched mode power supplies for telecom applications have been discussed in [4], [5]. For low power levels of less than 5 kW, single-phase power quality converters have been mostly accepted. As for high power levels, three-phase power quality converters are generally adopted. Telecom systems require high-current low-voltage rectifiers. The power ratings of these rectifiers vary from tens of kW to hundreds of MW. The conventional front-end high-power diode bridge rectifier (DBR) with a capacitive DC link voltage results in main voltage and current distortion, which in turn leads to power quality problems. One of the most popular methods for improving power quality is the use of multi-pulse converter-based front-end AC-DC converter systems [6]-[10]. In addition, active current injection techniques are commonly used in low and medium power applications to draw near sinusoidal currents from the utility, along with multi-pulse transformers [10]-[13]. The advancement of multi-pulse techniques has led to the betterment of input power quality. The main issue with these techniques is the increased magnetic

Manuscript received Mar. 8, 2017; accepted Jan. 11, 2018
Recommended for publication by Associate Editor Trillion Q. Zheng.

[†]Corresponding Author: saravanaprakashpv@ieee.org
Tel: +91-95904-82722, Nat'l Inst. Tech. Karnataka (NITK)

^{*}Dept. Electr. & Electron. Eng., Nat'l Inst. Tech. Karnataka, India

^{**}Dept. Electr. Eng., Indian Inst. Tech. Delhi (IITD), India

rating, weight, and volume. An active front-end converter is proposed in the present study to overcome the disadvantages of front-end multi-pulse converters. The proposed active front-end converter is an improvement of power factor correction (PFC) rectifiers due to its high efficiency, high reliability, and suitable semiconductor device availability.

This study is organized as follows. Section II outlines existing DBR-fed telecom power systems and the proposed front-end PFC rectifier in detail. Section III describes an average model of the proposed rectifier, including the DC link capacitor design procedure. Section IV presents modulation and control techniques. Section V discusses the simulation and experimental results. Finally, Section VI provides the conclusions.

II. CONFIGURATION OF PROPOSED FRONT-END PFC RECTIFIER

Fig. 1 shows a schematic diagram of a telecom system using an IGBT-based DC–DC converter with a six-pulse conventional DBR at the front end. A filter (L_f, C_f) placed on the DC link is used to filter out high frequency components. A high frequency transformer (HFT) at the output of the DC–DC converter provides isolation between the primary and secondary windings. The balanced DC link current at the output side is provided by the secondary series connection of the HFT. In addition, the output side diode rectifier is connected in a center-tapped fashion to reduce diode conduction losses. For a conventional six-pulse rectifier, the input and output power quality indices deviate from the IEEE and IEC standards. In addition, the front-end six-pulse AC–DC rectifier is fed from a three-phase isolated star-delta transformer, thereby resulting in an increased magnetic rating of 210% of the load rating. An appropriate active front-end PFC rectifier for power quality improvement in telecom power systems, which replaces the three-phase DBR unit in Fig. 1, is proposed in this study to overcome the disadvantages associated with a front-end DBR.

Fig. 2 shows the proposed active front-end PFC rectifier for telecom power supply. The front end consists of an input side six-pulse conventional rectifier, which is followed by a bidirectional three-legged switching circuit. The bidirectional three-legged switching circuit is connected between the conventional front-end six-pulse DBR and the center point of DC link capacitors. The DC link voltage of high voltage magnitude results from the proposed front-end PFC rectifier, which is thus unsuitable for telecom applications that require a low voltage and high current. Hence, a back-end DC–DC converter is required to convert the high voltage to a low one. This study analyzes only the front-end PFC converter used for power quality improvement. The technical details of the back-end DC–DC converter for telecommunication applications are discussed in [14].




Fig. 1. Schematic diagram of a six-pulse AC–DC converter-fed telecom system.




Fig. 2. Schematic diagram of the proposed front-end PFC rectifier.

The input voltage generation of the proposed active front-end PFC rectifier depends on the input inductance value and phase current sign. Three-level voltage is produced at the input side by the six-pulse conventional DBR and bidirectional switching topology. Hence, proposed topology is also called a three-level converter. The upper positive and lower negative voltage is produced with respect to the center point (M), to which the output side of the bidirectional switching circuit is connected. The blocking voltage of the switches is only half of the line–line voltage due to the three-level input voltage. The fundamental current ripple in the input side is reduced by the increased number of levels. Therefore, the size of the input boost inductance is reduced. This condition results in low switching losses and minimal electromagnetic interference. The output DC link voltage V_{dc} of the proposed system has minimum and maximum voltage range values of $\sqrt{2} V_{Ns,rms}$ and $2\sqrt{2} V_{Ns,rms}$, respectively. A high value of DC output voltage is obtained with low input inductance value. During a single phase outage, the topology operates under a reduced power and maintains a sinusoidal input current in the remaining phases [15].

III. AVERAGE MODEL OF THE SWITCHING CYCLE OF THE PROPOSED PFC RECTIFIER

The average model of the switching cycle of the proposed three-phase three-level boost-type [16, 17] front-end PFC rectifier is shown in Fig. 3. The phase voltages [18] are expressed as follows by applying a KVL at the nodes:

$$\begin{aligned}\bar{v}_{aN} &= \bar{v}_a - (R_a + j\omega L_a)\bar{I}_a, \\ \bar{v}_{bN} &= \bar{v}_b - (R_b + j\omega L_b)\bar{I}_b, \\ \bar{v}_{cN} &= \bar{v}_c - (R_c + j\omega L_c)\bar{I}_c,\end{aligned}\quad (1)$$




Fig. 3. Average model of switching cycle of a converter.

where L_a , L_b , L_c and R_a , R_b , R_c are the three-phase boost input inductance and line resistance of the proposed system, respectively. \bar{V}_{aN} , \bar{V}_{bN} , \bar{V}_{cN} are the input phase voltages; \bar{V}_a , \bar{V}_b , \bar{V}_c are the voltages available at the converter phase leg; and ω is the angular frequency of the proposed system. The resistance and inductance can be eliminated in the analysis because their values are extremely small relative to the system frequency. Therefore, Eq. (1) can be rewritten as follows:

$$\bar{V}_{aN} = \bar{V}_a; \bar{V}_{bN} = \bar{V}_b; \text{ and } \bar{V}_{cN} = \bar{V}_c. \quad (2)$$

The 120°-displaced three-phase input voltage can be written as

$$\bar{V}_a = V_m \sin \omega t; \bar{V}_b = V_m \sin(\omega t + 120^\circ); \text{ and } \bar{V}_c = V_m \sin(\omega t + 240^\circ). \quad (3)$$

This equation leads to

$$\bar{V}_a + \bar{V}_b + \bar{V}_c = 0 \Rightarrow \bar{V}_{aN} + \bar{V}_{bN} + \bar{V}_{cN} = 0. \quad (4)$$

The cyclic average voltage is written by applying a KVL at the converter input terminal.

$$\begin{aligned} V_a &= V_{aM} + V_{MN}, \\ V_b &= V_{bM} + V_{MN}, \\ V_c &= V_{cM} + V_{MN}. \end{aligned} \quad (5)$$

The following relation can be obtained by Eqs. (4) and (5):

$$V_{MN} = -\frac{1}{3}(V_{aM} + V_{bM} + V_{cM}). \quad (6)$$

The resultant three-phase equation is acquired by substituting Eqs. (3) and (5) into Eq. (6).

$$\begin{aligned} V_a &= V_{aM} - \frac{1}{3}(V_{aM} + V_{bM} + V_{cM}), \\ V_b &= V_{bM} - \frac{1}{3}(V_{aM} + V_{bM} + V_{cM}), \\ V_c &= V_{cM} - \frac{1}{3}(V_{aM} + V_{bM} + V_{cM}). \end{aligned} \quad (7)$$

Eq. (7) is simplified in matrix form as

$$\begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} = \begin{bmatrix} \frac{2}{3} & -\frac{1}{3} & -\frac{1}{3} \\ -\frac{1}{3} & \frac{2}{3} & -\frac{1}{3} \\ -\frac{1}{3} & -\frac{1}{3} & \frac{2}{3} \end{bmatrix} \begin{bmatrix} V_{aM} \\ V_{bM} \\ V_{cM} \end{bmatrix}. \quad (8)$$

The cyclic switching voltages for all three phases under

continuous conduction mode are as follows:

$$\begin{aligned} V_{aM} &= \begin{cases} (1-D_a) & \text{if } I_a \geq 0 \\ -(1-D_a) & \text{if } I_a < 0 \end{cases}, \\ V_{bM} &= \begin{cases} (1-D_b) & \text{if } I_b \geq 0 \\ -(1-D_b) & \text{if } I_b < 0 \end{cases}, \\ V_{cM} &= \begin{cases} (1-D_c) & \text{if } I_c \geq 0 \\ -(1-D_c) & \text{if } I_c < 0 \end{cases}, \end{aligned} \quad (9)$$

where D_a , D_b , D_c are the duty ratios of the switches S_a , S_b , S_c , respectively. The duty ratio D is given by

$$D_{a,b,c} = \begin{cases} 0 & \text{if } S_{a,b,c} \text{ is turned off} \\ 1 & \text{if } S_{a,b,c} \text{ is turned on} \end{cases}. \quad (10)$$

The output capacitors can be expressed by Eq. (11) as follows:

$$\begin{aligned} C_1 \frac{dV_{c1}}{dt} &= i_{c1} - \frac{V_{dc}}{R_L}, \\ C_2 \frac{dV_{c2}}{dt} &= i_{c2} - \frac{V_{dc}}{R_L}, \end{aligned} \quad (11)$$

where i_{c1} and i_{c2} are the currents passing through the upper and lower capacitors, respectively. The output DC voltage is the sum of the upper and lower capacitor voltages, and ΔV is the unbalance in the DC link voltages. These voltages can be expressed as follows:

$$V_{dc} = V_{c1} + V_{c2}; \Delta V = V_{c1} - V_{c2}. \quad (12)$$

The average voltage is expressed by considering the unbalance in the output capacitor voltage and duty ratio.

$$\begin{aligned} V_{aM} &= \frac{V_{dc}}{2} \left[\text{sign}(I_a) + \frac{\Delta V}{V_{dc}} \right] (1-D_a), \\ V_{bM} &= \frac{V_{dc}}{2} \left[\text{sign}(I_b) + \frac{\Delta V}{V_{dc}} \right] (1-D_b), \\ V_{cM} &= \frac{V_{dc}}{2} \left[\text{sign}(I_c) + \frac{\Delta V}{V_{dc}} \right] (1-D_c), \end{aligned} \quad (13)$$

where $\text{sign}(I_a)$, $\text{sign}(I_b)$, $\text{sign}(I_c)$ depend on the polarity of the inductor current.

$$\text{sign}(I_a) = \begin{cases} 1 & \text{if } I_a \geq 0 \\ -1 & \text{if } I_a < 0 \end{cases} \quad (14)$$

$\Delta V/V_{dc}$ is neglected because ΔV is particularly small in comparison with V_{dc} . Eq. (13) can be rewritten as

$$\begin{aligned} V_{aM} &= \frac{V_{dc}}{2} [\text{sign}(I_a)] (1-D_a), \\ V_{bM} &= \frac{V_{dc}}{2} [\text{sign}(I_b)] (1-D_b), \\ V_{cM} &= \frac{V_{dc}}{2} [\text{sign}(I_c)] (1-D_c). \end{aligned} \quad (15)$$

Eq. (15) is substituted into Eq. (8). The final voltage expression in terms of the duty ratio is given in matrix form as follows:

$$\begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} = \frac{V_{dc}}{2} \begin{bmatrix} \frac{2}{3} & -\frac{1}{3} & -\frac{1}{3} \\ -\frac{1}{3} & \frac{2}{3} & -\frac{1}{3} \\ -\frac{1}{3} & -\frac{1}{3} & \frac{2}{3} \end{bmatrix} \begin{bmatrix} (1-D_a)\text{sign}(I_a) \\ (1-D_b)\text{sign}(I_b) \\ (1-D_c)\text{sign}(I_c) \end{bmatrix}. \quad (16)$$

The generalized average duty ratio expression is given by considering the diode conduction state as

$$D_{a,b,c} = (1-T_{a,b,c})\text{sign}(I_{a,b,c}) = D'_{a,b,c} + D_o. \quad (17)$$

where $T_{a,b,c}$ is the average switch on time for $S_{a,b,c}$ and $D'_{a,b,c}$ and D_o are the sinusoidal and zero-sequence components, respectively. In a three-phase system, the sum of the phase current is given by

$$I_a + I_b + I_c = 0. \quad (18)$$

Therefore, the phase voltage expression becomes

$$\begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} = \frac{V_{dc}}{2} \begin{bmatrix} \frac{2}{3} & -\frac{1}{3} & -\frac{1}{3} \\ -\frac{1}{3} & \frac{2}{3} & -\frac{1}{3} \\ -\frac{1}{3} & -\frac{1}{3} & \frac{2}{3} \end{bmatrix} \begin{bmatrix} D'_a \\ D'_b \\ D'_c \end{bmatrix}. \quad (19)$$

Through KCL, the diode current is given in Eq. (20), where i_{DP} and i_{DN} are the sums of the positive and negative side diode currents, respectively. The positive and negative side diodes are denoted as D_1, D_3, D_5 and D_4, D_6, D_2 , respectively.

$$\begin{aligned} i_{DP} &= i_{a,D1} + i_{b,D3} + i_{c,D5}, \\ i_{DN} &= i_{a,D4} + i_{b,D6} + i_{c,D2}. \end{aligned} \quad (20)$$

The sums of the positive and negative side currents are given in terms of the duty ratio of the converter.

$$i_{DP;a,b,c} + i_{DN;a,b,c} = D_{a,b,c} i_{a,b,c}. \quad (21)$$

The average DC link currents (upper and lower diodes) in terms of the duty ratio with corresponding phase currents are given by

$$i_{DP} + i_{DN} = D_a i_a + D_b i_b + D_c i_c. \quad (22)$$

The converter midpoint current is the difference between the lower and upper diode currents, and it is given by

$$i_M = i_{DN} - i_{DP}. \quad (23)$$

The cyclic average DC link current (upper or lower diodes) is obtained by the average of the input phase currents given by

$$\frac{|I_a| + |I_b| + |I_c|}{2}. \quad (24)$$

The 120°-displaced three-phase input phase currents can be written as

$$\bar{I}_a = I_m \sin \omega t; \bar{I}_b = I_m \sin(\omega t + 120^\circ); \bar{I}_c = I_m \sin(\omega t + 240^\circ). \quad (25)$$

The average current through the diode is calculated by the expression in [10] as follows:

$$\frac{1}{T_s} \int_{-T_s/12}^{T_s/12} I_m \cos(\omega t) dt = \frac{3}{\pi} I_m. \quad (26)$$

The instantaneous DC output power is given by

$$P_{dc} = \frac{V_{dc}}{2} (i_a + i_b + i_c) = \frac{3}{2} V_m I_m. \quad (27)$$

On the basis of Eqs. (3) and (25), the instantaneous AC power is given by

$$\begin{aligned} P_{ac} &= \bar{V}_{aN} \bar{I}_a + \bar{V}_{bN} \bar{I}_b + \bar{V}_{cN} \bar{I}_c, \\ P_{ac} &= V_m I_m \sin^2 \omega t + V_m I_m \sin^2(\omega t + 120^\circ) + V_m I_m \sin^2(\omega t + 240^\circ), \\ P_{ac} &= \frac{3}{2} V_m I_m. \end{aligned} \quad (28)$$

The input–output power balance is verified by Eqs. (27) and (28).

A. Design of DC Link Capacitor

The energy stored in the capacitor for half a cycle of the power ripple is given by Eq. (29).

$$W_C = \int_0^{\pi/2} p dt = \frac{P_o}{\omega}, \quad (29)$$

where ω is the angular frequency of the input power supply and P_o is the output power. The DC link capacitor charges and discharges power at twice the line frequency. Therefore, a DC link capacitor ripple with twice the line frequency is applied across the DC output. The charge in the capacitor is obtained by Eq. (30).

$$W_C = \frac{1}{2} C (V_{dc\max}^2 - V_{dc\min}^2), \quad (30)$$

where $V_{dc\max}$ and $V_{dc\min}$ are the maximum and minimum allowable DC voltages at the output side, respectively. The ratings of the devices can be calculated from the allowable maximum and minimum voltages at the output side. The required capacitance of the DC link part is calculated by Eq. (31).

$$C \geq \frac{2P_o}{\omega (V_{dc\max}^2 - V_{dc\min}^2)}. \quad (31)$$

On the basis of Eq. (31), the DC link capacitor is calculated from the angular line frequency, allowable maximum and minimum voltage ripples of the DC link voltage, and output power. The ripple in the DC link side is calculated by Eq. (32).

$$V_{ripple} = V_{dcmax} - V_{dcmin} \quad (32)$$

The capacitance value is entirely dependent on the voltage ripple. In practice, the allowable voltage ripple is 1%–5% of the output voltage level. A high voltage ripple indicates a low capacitance requirement, and vice versa.

IV. MODULATION AND CONTROL TECHNIQUES

A per phase equivalent circuit of the proposed rectifier is shown in Fig. 4(a). In Fig. 4(b), switch S_a is closed, and the positive cycle of the phase voltage V_a is applied to the leg a . During this positive cycle, the positive upper diode conducts and thereby charges the upper capacitor to the positive peak of the applied voltage. The return path is formed through an anti-serial connected bidirectional switch, in which a switch and a switch anti-parallel diode conduct. During the negative cycle of the input phase voltage V_a , the negative lower diode conducts, and thus, the lower capacitor is charged to the negative peak of the applied voltage.

The current path is completed by an anti-serial connected bidirectional switch, as shown in Fig. 4(c). In both of the states, the capacitor is charged to $+V_{dc}/2$ and $-V_{dc}/2$. The possible combinations of switching states and their corresponding voltages/currents with respect to the midpoint M are given in Table I.

The input AC voltage arrangement mainly depends on the magnitude of the current phasors. In Fig. 5, for $I_a > 0$ and $I_b, I_c > 0$, the four switching state results are (011), (010), (000), and (100). Here, the positive and negative offset values lead to the increase and decrease of the on time of the switching state (100) relative to that of (011). The charging and discharging of the capacitor are decided by these switching states [19]–[23]. Fig. 6 shows the equivalent circuit with a resultant average current at the converter and the charging of the capacitors for the switching states (011), (010), (000), and (100). These four switching states have been applied to the switching pulse period $T_s/2$, thereby resulting in a minimum input current ripple [24]. The input current ripple is dependent on carrier frequency. A high carrier frequency equates to a low input current ripple [25, 26]. Furthermore, augmenting the carrier frequency results in increased switching losses in the switches. Thus, a tradeoff is made among the switching frequency, input current ripple, and switching loss [27]–[29].

The control technique for the proposed system to obtain the aforementioned switching states is shown in Fig. 7. Here, the voltage error V_{error} between the reference, V_{ref} , and the sensed V_{dc} DC output voltages is processed by a proportional and integral (PI) controller. Then, a three-phase input voltage magnitude of $V_{aN}/V_{bN}/V_{cN}$ and a phase displacement of 120° are multiplied with the PI controller output, and the resultant signal is $I_a/I_b/I_c/ref$.




Fig. 4. A per phase equivalent circuit of the proposed rectifier. (a) Single phase equivalent circuit and its operating modes during: (b) Positive input cycles; (c) Negative input cycles.

TABLE I
SWITCHING STATES AND CORRESPONDING VOLTAGES/CURRENTS WITH RESPECT TO THE MIDPOINT (M)

S_a	S_b	S_c	V_{aM}	V_{bM}	V_{cM}	i_M
0	0	0	$V_{dc}/2$	$-V_{dc}/2$	$-V_{dc}/2$	0
0	0	1	$V_{dc}/2$	$-V_{dc}/2$	0	$-I_c$
0	1	0	$V_{dc}/2$	0	$-V_{dc}/2$	$-I_b$
0	1	1	$V_{dc}/2$	0	0	I_a
1	0	0	0	$-V_{dc}/2$	$-V_{dc}/2$	$-I_a$
1	0	1	0	$-V_{dc}/2$	0	I_b
1	1	0	0	0	$-V_{dc}/2$	I_c
1	1	1	0	0	0	0




Fig. 5. Modulation scheme for the proposed front-end PFC rectifier.




Fig. 6. Conduction states for the converter during switching states: (a) (011); (b) (010); (c) (000); (d) (100).




Fig. 7. Control scheme for the proposed front-end PFC rectifier.

The DC link voltage is balanced by considering either the upper or the lower capacitor voltage in the PI voltage controller loop. It also holds the output DC magnitude information. The sampled input current $I_a/I_b/I_c$ is analogized with the referral current signal and then processed by the current controller. A high frequency triangular wave of 20 kHz is compared with the current controller output to generate PWM pulses to the bidirectional switch through control logic. Any variations in the measured quantities are reflected in the duty ratios D_a , D_b , and D_c , which balance the DC link voltage and maintain the sinusoidal input current for all of the possible switching states.

V. RESULTS AND DISCUSSION

A. Simulation Results

The proposed front-end PFC rectifier is modeled, designed, and validated in the MATLAB/SIMULINK environment.




Fig. 8. Simulation results of the input phase voltage, input phase current, input voltage, input current, DC link voltage, and DC current for the proposed front-end PFC rectifier at the rated load condition.




Fig. 9. Simulation results of the input phase voltage, input phase current, input voltage, input current, DC link voltage, and DC current for the proposed front-end PFC rectifier under load variations.

Figs. 8 and 9 show the input phase voltage, input phase current, input voltage, input current, DC link voltage, and DC current for the proposed front-end PFC rectifier at rated and varying load conditions. According to the simulation results, the input voltage and current are in phase with each other, thereby ensuring the consistency of the power factor (PF) operating condition. A waveform of the supply current, along with its harmonic spectrum, under full (100% of a full load) and light (20% of a full load) load conditions is shown in Figs. 10(a) and 10(b), respectively. The power quality indices obtained from the proposed rectifier at varying load conditions are summarized in Table II. The power quality parameters under varying load conditions are in accordance with the IEEE standards. According to the results, the elimination of the input current harmonics results in improved consistency in the total harmonic distortion (THD) and PF.




Fig. 10. Simulation results of the main input AC current (I_a) and its frequency spectrum for the proposed front-end PFC rectifier at: (a) Light load condition; (b) Full load condition.

TABLE II

POWER QUALITY INDICES FOR THE PROPOSED FRONT-END PFC RECTIFIER UNDER VARYING LOAD CONDITIONS

Load (%)	V_{THD} (%)	i_{THD} (%)	DPF	DF	PF	Ripple Factor
20	1.2	4.9	0.9867	0.9981	0.9849	0.020
40	1.5	4.7	0.9883	0.9984	0.9868	0.012
60	1.8	4.5	0.9897	0.9987	0.9884	0.009
80	2.1	4.1	0.9919	0.9991	0.9913	0.008
100	2.4	3.6	0.9949	0.9989	0.9938	0.006

The performance of the proposed rectifier system is compared with that of a conventional six-pulse DBR. The results of the conventional six-pulse DBR-fed telecom system are from [30]. The simulated results are analyzed to study the




Fig. 11. Variation of the power quality indices with a load for an active three-phase, three-switch, and three-level boost-type PFC rectifier: (a) THD; (b) PF of the input current with a load.

effects of the load variations of the proposed PFC converter. Subpanel labels (a) and (b) of Fig. 11 show the effects of load variations on the THD and PF of the input current of the proposed system in comparison with that of the conventional DBR. According to the comparison results, the source current THD is below 5% and that the PF is kept almost consistent under varying load conditions.

B. Hardware Implementation

Digital control for the proposed rectifier is carried out using a fast digital processor (Altera Cyclone-IV-based FPGA controller). The FPGA controller board consists of an EP4CE30F484 processor and its associated on-chip peripherals. Figs. 12 and 13 show a schematic diagram of the hardware implementation and demonstrator of the proposed PFC rectifier. The following peripherals of the processor are used for the implementation.

1) A 16-channel, 12-bit analog-to-digital converter is used to sense the input and output voltage/current.

2) A 4-channel, 12-bit digital-to-bipolar analog converter is used to convert digital data into an analog signal, which is taken from the signals from the FPGA. The generated PWM pulses are given to the drivers of the IGBT of the front-end PFC rectifier.

A laboratory prototype for the 9 kW front-end PFC rectifier is developed, and the specifications are described in the Appendix. Hardware results are taken with reduced input voltage of 100 V. The test results are recorded with the Fluke




Fig. 12. Schematic diagram of the hardware implementation using an FPGA controller.






Fig. 13. Hardware demonstrator of the active three-phase, three-switch, and three-level boost-type PFC rectifier.

434-II energy analyzer shown in Fig. 14. An IGBT-based DBR is chosen for hardware realization. An SKM300GM12T4 switch that has a 40 A current rating is chosen for the bidirectional switching topology. The switching frequency of the proposed system can be considered as 20 kHz, which results in low input current THD and improved power quality parameters. Fig. 14 shows the steady-state test results obtained with the proposed rectifier. The voltage and current shown in Fig. 14(c) are in phase with each other. The frequency spectrum shows the corresponding THD under a reduced load rating. For the reduced and rated load conditions, the THD is in accordance with the IEEE standards.


The performance of the proposed PFC rectifier is also validated by applying a sudden variation in the load. The corresponding test results are shown in Fig. 15. Fig. 15(a) shows the three-phase input currents with DC link voltage. During a load change, a small deviation in the DC link voltage with respect to the reference voltage is observed. The DC link voltage then returns to its original value without any overshoot. In addition, the input phase voltage and current are in phase with each other, thereby ensuring the consistency of the PF operation, as shown in Fig. 15(b). The THD of the




(a)




(b)



(c)



(d)



(e)

Fig. 14. Hardware results of: (a) Input line-to-line AC voltage (V_{L-L}); (b) Input phase current (I_a); (c) Input voltage and current; (d) Input current frequency spectrum; (e) DC link voltage for the proposed front-end PFC rectifier at light load conditions.




Fig. 15. Hardware results of: (a) Three-phase input currents with DC link voltage; (b) Input phase voltage and phase current with DC link voltage; (c) Input current frequency spectrum for the proposed front-end PFC rectifier under dynamic load conditions.

input current of the proposed front-end rectifier is 4.6% according to the current harmonic spectrum shown in Fig. 15(c). This value is in accordance with the limitations of the

IEEE standards. Hence, the ability of the controller is verified by this dynamic response.

VI. CONCLUSION

This study presents an active front-end PFC rectifier for high power telecom applications. The feasible switching states of the bidirectional switches are identified and incorporated into the system. Triangular carrier-based control logic is applied to reduce the input current ripples and thereby cause the current shape to become nearly sinusoidal. Hence, the proposed system results in low THD of the input current and voltage and maintains a close to unity PF. The proposed active front-end PFC rectifier is modeled and designed. In addition, the performance of the proposed rectifier is analyzed by MATLAB simulations under varying load conditions. The power quality parameters, such as the THD of the source voltage/current, displacement PF, distortion factor, PF, and ripple factor, are in accordance with the IEEE standards. Furthermore, the performance of the proposed system is verified using the test results taken from the developed prototype. According to the analysis and results, the power quality performance of the proposed rectifier is improved. Hence, the proposed system is applicable to high- power telecom applications.

APPENDIX

PARAMETERS OF THE PROPOSED FRONT-END RECTIFIER

Three-phase source voltage, V_{ab}	400 V (line-line rms)
Source frequency, f	50 Hz
Source inductance, L	4 mH
Switching frequency, f_s	20 kHz
DC-link capacitor, C	900 μ F
DC-link voltage, V_{dc}	600 V
Load power, P_o	9 kW

REFERENCES

- [1] A. I. Pressman, *Switching Power Supply Design*, McGraw-Hill, 1999.
- [2] *Limits for Harmonic Current Emissions*, International Electrotechnical Commission Std 61000-3-2, 2004.
- [3] IEEE Recommended Practices and Requirements for Harmonics control in Electric Power Systems, IEEE Std. 519, 2014.
- [4] P. S. Prakash, R. Kalpana, B. Singh, and G. Bhuvaneshwari, "High-efficiency improved 12KW switched mode telecom rectifier," in *Conf. IEEE WIECON 2015*, pp. 382-386, 2015.
- [5] R. Kalpana, G. Bhuvaneshwari, B. Singh, and P. S. Prakash, "Design and implementation of high frequency isolated AC-DC converter for switched mode power supplies," in *Conf. IEEE Eighteenth National Power Systems Conference (NPSC)*, pp. 1-6, 2014.

- [6] F. Meng, L. Gao, S. Yang, and W. Yang, "Effect of phase-shift angle on a delta-connected autotransformer applied to a 12-pulse rectifier," *IEEE Trans. Ind. Electron.*, Vol. 62, No. 8, pp. 4678-4690, Aug. 2015.
- [7] F. Meng, W. Yang, and S. Yang, "Effect of voltage transformation ratio on the kilovoltampere rating of delta-connected autotransformer for 12-pulse rectifier system," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 9, pp. 3579-3588, Sep. 2013.
- [8] R. Kalpana, G. Bhuvaneshwari, B. Singh, and S. Singh, "Harmonic mitigator based on 12-pulse ac-dc converter for switched mode power supply," *IET Power Electron.*, Vol. 3, No. 6, pp. 947-964, Nov. 2010.
- [9] S. P. P, R. Kalpana, B. Singh, and G. Bhuvaneshwari, "A 20-pulse asymmetric multi-phase staggering autoconfigured transformer for power quality improvement," *IEEE Trans. Power Electron.*, Vol. 33, No. 2, pp. 917-925, Feb. 2018.
- [10] S. Choi, P. N. Enjeti, H.-H. Lee, and I. J. Pitel, "A new active interphase reactor for 12-pulse rectifiers provides clean power utility interface," *IEEE Trans. Ind. Appl.*, Vol. 32, No. 6, pp. 1304-1311, Nov./Dec. 1996.
- [11] J. Biela, D. Hassler, J. Schönberger, and J. W. Kolar, "Closed-loop sinusoidal input-current shaping of 12-pulse autotransformer rectifier unit with impressed output voltage," *IEEE Trans. Power Electron.*, Vol. 26, No. 1, pp. 249-259, Jan. 2011.
- [12] M. M. Swamy, "An electronically isolated 12-pulse autotransformer rectification scheme to improve input power factor and lower harmonic distortion in variable-frequency drives," *IEEE Trans. Ind. Appl.*, Vol. 51, No. 5, pp. 3986-3994, Sep./Oct. 2015.
- [13] V. Sheelvant, R. Kalpana, B. Singh, and P. P. Saravana, "Improvement in harmonic reduction of zigzag autoconnected transformer based 12-pulse diode bridge rectifier by current injection at DC side," *IEEE Trans. Ind. Appl.*, Vol. 53, No. 6, pp. 5634-5644, Nov./Dec. 2017.
- [14] S. Prakash P and R. Kalpana, "High performance three-phase PFC rectifiers for telecom power supply," in *Conf. IEEE ICPS'16*, pp. 1-6, 2016.
- [15] J. W. Kolar and T. Friedli, "The essence of three-phase pfc rectifier systems—part I," *IEEE Trans. Power Electron.*, Vol. 28, No. 1, pp. 176-198, Jan. 2013.
- [16] R. Lai, F. Wang, R. Burgos, D. Boroyevich, D. Jiang, and D. Zhang, "Average modeling and control design for VIENNA-type rectifiers considering the dc-link voltage balance," *IEEE Trans. Power Electron.*, Vol. 24, No. 11, pp. 2509-2522, Nov. 2009.
- [17] H. Ma, Y. Xie, B. Sun, and L. Mo, "Modeling and direct power control method of vienna rectifiers using the sliding mode control approach," *J. Power Electron.*, Vol. 15, No. 1, pp. 190-201, Jan. 2015.
- [18] C. Qiao and K. M. Smedley, "Three-phase unity-power-factor star-connected switch (VIENNA) rectifier with unified constant-frequency integration control," *IEEE Trans. Power Electron.*, Vol. 18, No. 4, pp. 952-957, Jul. 2003.
- [19] T. B. Soeiro and J. W. Kolar, "Analysis of high-efficiency three-phase two- and three-level unidirectional hybrid rectifiers," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 9, pp. 3589-3601, Sep. 2013.
- [20] U. Drogenik and J. W. Kolar, "Comparison of not synchronized sawtooth carrier and synchronized triangular carrier phase current control for the VIENNA rectifier I," in *Proc. IEEE ISIE '99*, 1999.
- [21] M. S. Dawande, V. R. Kanetkar, and G. K. Dubey, "Three-phase switch mode rectifier with hysteresis current control," *IEEE Trans. Power Electron.*, Vol. 11, No. 3, pp. 466-471, May 1996.
- [22] S. Prakash P, R. Kalpana, B. Singh, and G. Bhuvaneshwari, "High performance front-end PFC rectifier for telecom power supplies," in *Conf. IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, pp. 1-6, 2016.
- [23] S. Prakash P, R. Kalpana, B. Singh, and G. Bhuvaneshwari, "Design and implementation of sensorless voltage control of front-end rectifier for power quality improvement in telecom system," *IEEE Trans. Ind. Appl.*, Vol. 54, No. 3, pp. 2438-2448, May/June. 2018.
- [24] M. Baumann and J. W. Kolar, "A novel control concept for reliable operation of a three-phase three-switch buck-type unity-power-factor rectifier with integrated boost output stage under heavily unbalanced mains condition," *IEEE Trans. Ind. Electron.*, Vol. 52, No. 2, pp. 399-409, Apr. 2005.
- [25] J. S. Lee and K. B. Lee, "Performance analysis of carrier-based discontinuous PWM method for Vienna rectifiers with neutral-point voltage balance," *IEEE Trans. Power Electron.*, Vol. 31, No. 6, pp. 4075-4084, Jun. 2016.
- [26] J. S. Lee and K. B. Lee, "A novel carrier-based PWM method for Vienna rectifier with a variable power factor," *IEEE Trans. Ind. Electron.*, Vol. 63, No. 1, pp. 3-12, Jan. 2016.
- [27] B. Kedjar, H. Y. Kanaan, and K. Al-Haddad, "Vienna rectifier with power quality added function," *IEEE Trans. Ind. Electron.*, Vol. 61, No. 8, pp. 3847-3856, Aug. 2014.
- [28] B. Wang, G. Venkataramanan and A. Bendre, "Unity power factor control for three-phase three-level rectifiers without current sensors," *IEEE Trans. Ind. Appl.*, Vol. 43, No. 5, pp. 1341-1348, Sep./Oct. 2007.
- [29] N. B. Hadj-youssef, K. Al-Haddad, H. Y. Kanaan, and F. Fnaiech, "Small-signal perturbation technique used for DSP-based identification of a three-phase three-level boost-type Vienna rectifier," *IET Electric Power Appl.*, Vol. 1, No. 2, pp. 199-208, Mar. 2007.
- [30] R. Kalpana, G. Bhuvaneshwari, B. Singh, S. Singh, and S. Gairola, "Autoconnected-transformer-based 20-pulse AC-DC converter for telecommunication power supply," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 10, pp. 4178-4190, Oct. 2013.



Saravana Prakash P. received his B.Tech. degree in Electrical and Electronics Engineering from Pondicherry University, Puducherry, India, in 2007; and his M.Tech. degree in Electrical Drives and Control from Pondicherry Engineering College (PEC), Puducherry, India, in 2013. He is presently working toward his Ph.D. degree in the

Department of Electrical and Electronics Engineering, National Institute of Technology Karnataka (NITK), Surathkal, India. His current research interests include power electronics, power quality improvement, and Switched Mode Power Supplies.



R. Kalpana (M'17) received her B.E. degree in Electrical and Electronics Engineering from Madras University, Chennai, India, in 1998; her M.E. degree in Power Systems from Anna University, Chennai, India, in 2000; and her Ph.D. degree in Electrical Engineering from the Indian Institute of Technology Delhi (IITD), New Delhi, India,

in 2012. She is presently working as an Assistant Professor in the Department of Electrical and Electronics Engineering, National Institute of Technology Karnataka (NITK), Surathkal, India. Her current research interests include power conditioning, photovoltaic grid interface, and application of power electronics to power systems.



Bhim Singh was born in Rahamapur, Bijnor, India, in 1956. He received his B.E. degree in Electrical Engineering from the University of Roorkee, Roorkee, India, in 1977. He obtained his M.Tech. degree in Power Apparatus and Systems and his Ph.D. degree in Electrical Engineering from the Indian Institute of Technology Delhi, New Delhi,

India, in 1979 and 1983, respectively. In 1983, he became a Lecturer in the Department of Electrical Engineering, University of Roorkee (Now IIT Roorkee), where he also became a Reader in 1988. In December 1990, he became an Assistant Professor in the Department of Electrical Engineering, IIT Delhi, where he also became an Associate Professor in 1994 and a Professor in 1997. He was an ABB Chair Professor from September 2007 to September 2012. He has been a CEA Chair Professor since October 2012. He was the Head of the Department of Electrical Engineering, IIT Delhi, from July 2014 to August 2016. Since August 2016, he has been the Dean of Academics at IIT Delhi. His current research interests include solar photovoltaic (PV) grid interface systems, microgrids, power quality monitoring and mitigation, solar PV water pumping systems, improved power quality AC–DC converters, power electronics, and electrical machines and drives. Dr. Singh has been a JC Bose Fellow in the Department of Science and Technology, Government of India since December 2015. He is also a Fellow of the Indian National Academy of Engineering, Indian National Science Academy, National Academy of Science (India), Indian Academy of Sciences, World Academy of Sciences, Institute of Electrical and Electronics Engineers, Institute of Engineering and Technology, Institution of Engineers (India), and Institution of Electronics and Telecommunication Engineers. He is a Life Member of the Indian Society for Technical Education, System Society of India, and National Institution of Quality and Reliability.