References
- Y. Lee, T. Seong, S. Yoo, and J. Choi, "A -242-dB FOM and -71-dBc reference spur ring VCO based ultra low jitter switched loop filter PLL using a fast phase-error correction technique", VLSI Circuits Symposium on, pp. 186 - 187, 2017.
- A. Rao, M. Mansour, G. Singh, C. Lim, R. Ahmed, and D. R. Johnson, "A 4-6.4 GHz LC PLL with adaptive bandwidth control for a forward clock link", IEEE Journal of Solid-State Circuits, vol. 43, no. 9, pp. 2099-2108, Sept. 2008. https://doi.org/10.1109/JSSC.2008.2001870
- W. B. Wilson, U. Moon, K. R. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer", IEEE Journal of Solid-State Circuits, vol. 35, pp. 1437-1444, Oct. 2000. https://doi.org/10.1109/4.871320
-
Wu-Hsin Chen, Wing-Fai Loke, and Byunghoo Jung, "A 0.5-V, 440-
${\mu}$ W Frequency Synthesizer for Implantable Medical Devices", IEEE Journal of Solid-State Circuits, vol. 47, no. 8, pp. 1896 - 1907, Aug. 2012. https://doi.org/10.1109/JSSC.2012.2196315 - M. M. Elsayed, M. Abdul-Latif, E. Sanchez-Sinecio," A spur - frequency - boosting PLL with a -74 dBc reference-spur suppression in 90 nm digital CMOS", IEEE Journal of Solid-State Circuits, vol. 48, no. 9, pp. 2104-2117, Sept. 2013. https://doi.org/10.1109/JSSC.2013.2266865
- M. Kobayashi, Y. Masui, T. Kihara and T. Yoshimura, "Spur Reduction by Self-Injection Loop in a Fractional-N PLL", 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2017.
- C.-R Ho and , M.S.W. Chen, "A Digital PLL with Feedforward Multi-Tone Spur Cancelation Loop Achieving <-73dBc Fractional Spur and <-110dBc Reference Spur in 65nm CMOS", IEEE Journal of Solid-State Circuits, vol. 51, no. 12, pp. 3216-3230, Feb. 2016. https://doi.org/10.1109/JSSC.2016.2596770
- M. Zackriya V, J. Reuben, H. M Kittur, "A low power dual modulus prescaler for fractional-N PLL synthsizer", Electronics and Communication Systems (ICECS), pp. 1-4, Feb., 2014.
- Y. Zhang, J. H. Mueller, B. Mohr, L. Liao, A. Atac, R. Wunderlich, S. Heinen, "A Multi-Frequency Multi-Standard Wideband Fractional-N PLL With Adaptive Phase-Noise Cancellation for Low-Power Short-Range Standards ", IEEE Transactions on Microwave Theory and Techniques, vol. 64, pp. 1133-1142, Apr., 2016. https://doi.org/10.1109/TMTT.2016.2536022
-
E. Temporiti, G. Albasini, R. Castello, and M. Colombo, "A 700-KHz bandwidth
${\Delta}\Sigma$ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications", IEEE J, Solid-State Circuit, vol. 39, pp. 1446-1454, Sept., 2004. https://doi.org/10.1109/JSSC.2004.831598