References
- J. H. Kim and I. C. Park, "Long-point FFT processing based on twiddle factor table reduction", IEICE Trans. Fundam. Electron. Commun. Comput. Sci., E90-A. no. 11, pp. 2526-2532, 2007. https://doi.org/10.1093/ietfec/e90-a.11.2526
- J. W. Cooley, J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series", Math. Comput., 19(90), pp.297-301, 1965. https://doi.org/10.1090/S0025-5718-1965-0178586-1
- S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de) modulation", Proc. URSI Int. Symp. Signals. Syst., Electron., 1998. pp. 257-262.
- J. Y. Oh and M. S. Lim, "New radix-2 to the 4th power pipeline FFT processor", IEICE trans. Electron., vol. E88-C, no. 8, pp.1740-1746, 2005. https://doi.org/10.1093/ietele/e88-c.8.1740
- C. Wang, Y. Yan, and X. Fu, "A high-throughput low-complexity radix-22-22 -23 FFT/IFFT Processor with parallel and normal input/output order for IEEE 802.11ad systems", IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 23, no. 11, pp.2728-2732, 2015. https://doi.org/10.1109/TVLSI.2014.2365586
- S. J. Huang, S. G. Chen, "A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15. 3c systems", IEEE Tran. Circuits Sys. I: Reg. Papers, vol. 59, no. 8, pp.1752-1765, 2012. https://doi.org/10.1109/TCSI.2011.2180430
- G. K. Ganjikunta and S. K. Sahoo, "An area-efficient and low-power 64-point pipeline Fast Fourier Transform for OFDM applications", Integration, the VLSI Journal, vol. 57, pp.125-131, 2017. https://doi.org/10.1016/j.vlsi.2016.12.002
- C. P. Fan, M. S., Lee and G. A. Su, "A low multiplier and multiplication costs 256 -point FFT implementation with simplified radix-24 SDF architecture", Proc IEEE APCCAS 2006. pp. 1935-1938.