참고문헌
- Y. Kim and S.-S. Lee, "A Capacitorless LDO Regulator with Fast Feedback Technique and Low-Quiescent Current Error Amplifier," IEEE Trans. Circuits Syst. II: Exp. Briefs, June 2013, vol. 60, no. 6, pp. 326-330. https://doi.org/10.1109/TCSII.2013.2258250
-
S. Chong and P.K. Chan, "A 0.9-
${\mu}$ /A Quiescent Current Output-Capacitorless LDO Regulator with Adaptive Power Transistors in 65-nm CMOS," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 60, no. 4, Apr. 2013, pp. 1072-1081. https://doi.org/10.1109/TCSI.2012.2215392 - X. Ming et al., "An Ultrafast Adaptively Biased Capacitorless LDO with Dynamic Charging Control," IEEE Trans. Circuits Syst. II Exp. Briefs, vol. 59, no. 1, Jan. 2012, pp. 40-44. https://doi.org/10.1109/TCSII.2011.2177698
- S.S. Chong and P.K. Chan, "A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator with Push-Pull Composite Power Transistor," IEEE Trans.Very Large Scale Integr. Syst., vol. 22, no. 11, Nov. 2014, pp. 2297-2306. https://doi.org/10.1109/TVLSI.2013.2290702
- S.W. Hong and G.H. Cho, "High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 63, no. 1, Jan. 2016, pp. 46-57. https://doi.org/10.1109/TCSI.2015.2512702
- A. Maity and A. Patra, "A Hybrid-Mode Operational Transconductance Amplifier for an Adaptively Biased Low Dropout Regulator," IEEE Trans. Power Electron., vol. 32, no. 2, Feb. 2017, pp. 1245-1254. https://doi.org/10.1109/TPEL.2016.2554400
- A. Maity and A. Patra, "Tradeoffs Aware Design Procedure for an Adaptively Biased Capacitorless Low Dropout Regulator Using Nested Miller Compensation," IEEE Trans. Power Electron., vol. 31, no. 1, Jan. 2016, pp. 369-380. https://doi.org/10.1109/TPEL.2015.2398868
- R.G. Carvajal et al., "The Flipped Voltage Follower: a Useful Cell for Low-Voltage Low-Power Circuit Design," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 52, no. 7, July 2005, pp. 1276-1291. https://doi.org/10.1109/TCSI.2005.851387
- J. Ramirez-Angulo et al., "Comparison of Conventional and New Flipped Voltage Structures with Increased Input/Output Signal Swing and Current Sourcing/Sinking Capabilities," Midwest Symp. Circuits Syst., Covington, KY, USA, Aug. 7-10, 2005, pp. 1151-1154.
- Y. Lu et al., "A 312 ps Response-Time LDO with Enhanced Super Source Follower in 28 nm CMOS," Electron. Lett., vol. 52, no. 16, Aug. 2016, pp. 1368-1370. https://doi.org/10.1049/el.2016.1719
- T.Y. Man et al., "Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 55, no. 5, June 2008, pp. 1392-1401. https://doi.org/10.1109/TCSI.2008.916568
- G. Blakiewicz, "Output-Capacitorless Low-Dropout Regulator Using a Cascoded Flipped Voltage Follower," IET Circuits, Devices Syst., vol. 5, no. 5, Sept. 2011, pp. 418-423. https://doi.org/10.1049/iet-cds.2010.0431
- P. Hazucha et al., "Area-Efficient Linear Regulator with Ultra-Fast Load Regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, Apr. 2005, pp. 933-940. https://doi.org/10.1109/JSSC.2004.842831
- P.Y. Or and K.N. Leung, "An Output-Capacitorless Low-Dropout Regulator with Direct Voltage-Spike Detection," IEEE J. Solid-State Circuits, vol. 45, no. 2, Feb. 2010, pp. 458-466. https://doi.org/10.1109/JSSC.2009.2034805
- C.M. Chen, T.W. Tsai, and C.C. Hung, "Fast Transient Low-Dropout Voltage Regulator with Hybrid Dynamic Biasing Technique for SoC Application," IEEE Trans. Very Large Scale Integr. Syst., vol. 21, no. 9, Sept. 2013, pp. 1742-1747. https://doi.org/10.1109/TVLSI.2012.2217766
- J. Guo et al., "Power-Area-Efficient Transient-Improved Capacitor-Free FVF-LDO with Digital Detecting Technique," Electron. Lett., vol. 51, no. 1, Jan. 2015, pp. 8-9. https://doi.org/10.1049/el.2014.2386
-
J. Guo and K.N. Leung, "A 6-
${\mu}W$ Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology," IEEE J. Solid-State Circuits, vol. 45, no. 9, Sept. 2010, pp. 1896-1905. https://doi.org/10.1109/JSSC.2010.2053859 - X.L. Tan et al., "A FVF LDO Regulator with Dual-summed Miller Frequency Compensation for Wide Load Capacitance Range Applications," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 61, no. 5, May 2014, pp. 1304-1312. https://doi.org/10.1109/TCSI.2014.2309902
- Y. Lu et al., "A Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power Supply Rejection," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 62, no. 3, Mar. 2015, pp. 707-716. https://doi.org/10.1109/TCSI.2014.2380644
- J. Torres et al., "Low Drop-Out Voltage Regulators: Capacitorless Architecture Comparison," IEEE Circuits Syst. Mag., vol. 14, no. 2, 2014, pp. 6-26. https://doi.org/10.1109/MCAS.2014.2314263
- L. Sumanen, M. Waltari, and K.A.I. Halonen, "A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter," IEEE J. Solid-State Circuits, vol. 36, no. 7, July 2001, pp. 1048-1055. https://doi.org/10.1109/4.933460
- K. Bult and G.J.G.M. Geelen, "The CMOS Gain-Boosting Technique," Analog Integr. Circuits Signal Process., vol. 1, no. 2, 1991, pp. 119-135. https://doi.org/10.1007/BF00161305
- A.J. Lopez-Martin et al., "Low-Voltage Super Class AB CMOS OTA Cells with Very High Slew Rate and Power Efficiency," IEEE J. Solid-State Circuits, vol. 40, no. 5, May 2005, pp. 1068-1076. https://doi.org/10.1109/JSSC.2005.845977