References
- J. D. Lee, S. H. Hur, and J. D. Choi, "Effects of floating-gate interference on NAND flash memory cell operation", IEEE Electron Device Lett., 23(5), 264 (2002). https://doi.org/10.1109/55.998871
- M. Park, K. Kim, J. H. Park, and J. H. Choi, "Direct field effect of neighboring cell transistor on cell-to-cell interference of NAND flash cell arrays", IEEE Electron Device Lett., 30(2), 174 (2008). https://doi.org/10.1109/LED.2008.2009555
- T. Hara, K. Fukuda, K. Kanazawa, N. Shibata, K. Hosono, H. Maejima, M. Nakagawa, T. Abe, M. Kojima, M. Fujiu, Y. Takeuchi, Y. Takeuchi, K. Amemiya, M Morooka, T. Kamei, H. Nasu, C.-M. Wang, K. Sakurai, N. Tokiwa, H. Waki, T. Maruyama, S. Yoshikawa, M. Higashitani, T. D. Pham, Y. Fong, and T. Watanabe, "A 146-mm/ sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology", IEEE J. Solid-State Circuits, 41(1), 161 (2005).
- H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, "The impact of random telegraph signals on the scaling of multilevel Flash memories", in Proc. Symp. VLSI Circuits, 112 (2006).
- C. M. Compagnoni, R. Gusmeroli, A. S. Spinelli, A. L. Lacaita, M. Bonanomi, and A. Visconti, "Statistical model for random telegraph noise in Flash memories", IEEE Trans. Electron Devices, 55(1), 388 (2008). https://doi.org/10.1109/TED.2007.910605
- A. Ghetti, C. M. Compagnoni, A. S. Spinelli, and A. Visconti, "Comprehensive analysis of random telegraph noise instability and its scaling in deca-nanometer flash memories", IEEE Trans. Electron Device, 56(8), 1746 (2009). https://doi.org/10.1109/TED.2009.2024031
- J. Seo, K. Han, T. Youn, H. Heo, S. Jang, J. Kim, H. Yoo, J. Hwang, C. Yang, H. Lee, B. Kim, E. Choi, K. Noh, B. Lee, B. Lee, H. Chang, S. Park, K. Ahn, S. Lee, J. Kim, and S. Lee, "Highly reliable M1X MLC NAND flash memory cell with novel active air-gap and p+ poly process integration technologies", in IEDM Tech. Dig., 76 (2013).
- K. T. Park, M. Kang, D. Kim, S.-W. Hwang, B. Y. Choi, Y.- T. Lee, C. Kim, and K. Kim, "A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash Memories", IEEE J. Solid-State Circuits, 43(4), 919 (2008). https://doi.org/10.1109/JSSC.2008.917558
- D. S. Choi, S. U. Choi, and S. K. Park, "Study of data retention characteristics with surrounding cell's state in a MLC NAND Flash Memory", Journal of the Institute of Electronics Engineers of Korea, 50(4), 999 (2013).
- J. D. Lee, J. H. Choi, D. G. Park, and K. N. Kim, "Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells", Trans. Electron Device, IEEE, 4(1), 110 (2004).
- D. S. Choi, and S. K. Park, "Mechanism of Threshold voltage widening in sub-30 nm MLC NAND Flash cells after erase/ write cycling", Journal of the Korean Physical Society, 59(4), 2821 (2011). https://doi.org/10.3938/jkps.59.2821
- M. F. Beug, N. Chan, T. Hoehr, L. Mueller Meskamp, and M. Specht, "Investigation of program saturation in scaled interpoly dielectric floating-gate memory devices", IEEE Trans. Electron Devices, 56(8), 1698 (2009). https://doi.org/10.1109/TED.2009.2024020
-
D. Wellekens, J. D. Vos, J. V. Houdt, and K. V. D. Zanden, "Optimization of
$Al_2O_2$ interpoly dielectric for embedded flash memory applications", in Proc. Joint NVSMW/ICMTD, 12 (2008). - K. Seol, H. Kang, J. Lee, H. Kim, B. Cho, D. Lee, Y. Choi, N. Ju, C. Choi, S. Hur, J. Choi, and C. Chung, "A new floating gate cell structure with a silicon-nitride cap layer for sub- 20 nm NAND flash memory", in Proc. Symp. VLSI Technology, 127 (2010).
- L. Breuil, J. Lisoni, P. Blomme, G. V. D. Bosch, and J. V. Houdt, "A Novel Multilayer Inter-Gate Dielectric Enabling Up To 18V Program / Erase Window For Planar NAND Flash", Memory Workshop (IMW), 68 (2013).
- C. S Pan, K. Wu, and G. Sery, "Physical origin of long-term charge loss in floating-gate EPROM with an interpoly oxidenitride- oxide stacked dielectric", IEEE Electron Device Lett., 12(2), 51 (1991). https://doi.org/10.1109/55.75700
- C. H. Liu, Y. M. Lin, Y. Sakamoto, R. J. Yang, D. Y. Yin, P. J. Chiang, H. C. Wei, C. Y. Ho. S. H. Chen, H. P. Hwang, C. H. Hung, S. Pittikoun, and S. Aritome, "A novel Multi- Nitridation ONO interpoly dielectric (MN-ONO) for highly reliable and high performance NAND Flash memory", International Symposium on VLSI Technology, Systems and Applications, (VLSI-TSA), 35, IEEE (2009).
- Y. W. Park, J. D. Lee, S. S. Cho, G. Y. Jin, and E. S. Jung, "Scaling and reliability of NAND flash devices", IEEE International Reliability Physics Symposium, 2E.1.1 (2014).