참고문헌
- Chun-Hsing Shih and Nguyen Van Kien, "Sub-10 nm Asymmetric Junctionless Tunnel Field-Effect Transistors," IEEE Journal of the Electron Devices Society, vol. 2, no. 5, pp. 128-132, Sep. 2014. https://doi.org/10.1109/JEDS.2014.2330501
- Giovanni Betti Beneventi, Elena Gnani, Antonio Gnudi, Susanna Reggiani, and Giorgio Baccarani, "Dual-Metal-Gate InAs Tunnel FET With Enhanced Turn-On Steepness and High f," IEEE Trans. Electron Devices, vol. 61, no. 3, pp. 776-784, Mar. 2014. https://doi.org/10.1109/TED.2014.2298212
- Yukinori Morita, Takahiro Mori, Shinji Migita, Wataru Mizubayashi, Akihito Tanabe, Koichi Fukuda, Takashi Matsukawa, Kazuhiko Endo, Shinichi O'uchi, Yong Xun Liu, Meishoku Masahara, and Hiroyuki Ota, "Performance Enhancement of Tunnel Field-Effect Transistors by Synthetic Electric Field Effect," IEEE Electron Device Lett., vol. 35, no. 5, pp. 792-794, Sep. 2014. https://doi.org/10.1109/LED.2014.2323337
- Hraziia, Andrei Vladimirescu, Amara Amara, and Costin Anghel, "An analysis on the ambipolar current in Si double-gate tunnel FETs," Solid-State Electron., vol. 70, pp. 67-72, Apr. 2012. https://doi.org/10.1016/j.sse.2011.11.009
- Zhengyong Zhu, Huilong Zhu, Miao Xu, Jian Zhong, Chao Zhao, Dapeng Chen, and Tianchun Ye, "A Novel Fin Electron-Hole Bilayer Tunnel Field-Effect Transistor," IEEE Transactions on Nanotechnology, vol. 13, no. 6, pp. 1133-1137, Nov. 2014. https://doi.org/10.1109/TNANO.2014.2342765
- Yan Wu, Hiroyuki Hasegawa, Kuniyuki Kakushima, Kenji Ohmori, Takanobu Watanabe, Akira Nishiyama, Nobuyuki Sugii, Hitoshi Wakabayashi, Kazuo Tsutsui, Yoshinori Kataoka, Kenji Natori, Keisaku Yamada, and Hiroshi Iwai, "A novel hetero-junction Tunnel-FET using Semiconducting silicide-Silicon contact and its scalability," Microelectron. Reliab., vol. 54, no. 5, pp. 899-904, May. 2014. https://doi.org/10.1016/j.microrel.2014.01.023
- Tejas Krishnamohan, Donghyun Kim, Shyam Raghunathan, and Krishna Saraswat, "Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) with record high drive currents and <60mV/dec subthreshold slope," IEEE International Electron Devices Meeting (IEDM) 2008, San Francisco, CA, USA, Dec. 2008.
- Zhan Zhan, Qianqian Huang, Ru Huang, Wenzhe Jiang, and Yangyuan Wang, "A tunnel-induced injection field-effect transistor with steep subthreshold slope and high on-off current ratio," Appl. Phys. Lett., vol. 100, no. 11, pp. 113512-1-113512-3, Mar. 2012. https://doi.org/10.1063/1.3694766
- Woo Young Choi, Byung-Gook Park, Jong Duk Lee, and Tsu-Jae King Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," IEEE Electron Device Lett., vol. 28, no. 8, pp. 743-745, Aug. 2007. https://doi.org/10.1109/LED.2007.901273
- Wei Wang, Peng-Fei Wang, Chun-Min Zhang, Xi Lin, Xiao-Yong Liu, Qing-Qing Sun, Peng Zhou, and David Wei Zhang, "Design of U-Shape Channel Tunnel FETs With SiGe Source Regions," IEEE Electron Device Lett., vol. 61, no. 1, pp. 193-197, Jan. 2014. https://doi.org/10.1109/TED.2013.2289075
-
Ramanathan Gandhi, Zhixian Chen, Navab Singh, Kaustav Banerjee, and Sungjoo Lee, "Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (
$\leq$ 50 mV/decade) at Room Temperature," IEEE Electron Device Lett., vol. 32, no. 4, pp. 437-437, Apr. 2011. https://doi.org/10.1109/LED.2011.2106757 - Jae Sung Lee, Woo Young Choi, and In Man Kang, "Characteristics of Gate-All-Around Hetero-Gate- Dielectric Tunneling Field-Effect Transistors," Jpn. J. Appl. Phys., vol. 51, no. 6S, pp. 06FE03-1-06FE03-5, Jun. 2012. https://doi.org/10.7567/JJAP.51.06FE03
- Hak Kee Jung and Sima Dimitrijev, "Analysis of Subthreshold Carrier Transport for Ultimate DGMOSFET," IEEE Trans. Electron Devices, vol. 53, no. 4, pp. 685-691, Apr. 2006. https://doi.org/10.1109/TED.2006.870282
- Ramesh Vaddi, R. P. Agarwal, and Soura Dasgupta, "Compact Modeling of a Generic Double-Gate MOSFET With Gate-S/D Underlap for Subthreshold Operation," IEEE Trans. Electron Devices, vol. 59, no. 10, pp. 2846-2849, Oct. 2012. https://doi.org/10.1109/TED.2012.2208464
- Lu Liu, Dheeraj Mohata, and Suman Datta, "Scaling Length Theory of Double-Gate Interband Tunnel Field-Effect Transistors," IEEE Trans. Electron Devices, vol. 59, no. 4, pp. 902-908, Sep. 2012. https://doi.org/10.1109/TED.2012.2183875
- Fei Xue, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack C. Lee, "InAs inserted InGaAs buried channel metal-oxide-semiconductor fieldeffect-transistors with atomic-layer-deposited gate dielectric," Appl. Phys. Lett., vol. 98, no. 8, pp. 082106-1-082106-3, Feb. 2014. https://doi.org/10.1063/1.3559609
- Joachim Knoch and Joerg Appenzeller, "Modeling of High-Performance p-Type III-V Heterojunction Tunnel FETs," IEEE Electron Device Lett., vol. 31, no. 4, pp. 305-307, Apr. 2010. https://doi.org/10.1109/LED.2010.2041180
- Young Jun Yoon, Jae Hwa Seo, Hee-Sung Kang, Young-Jo Kim, Jin-Hyuk Bae, Eou-Sik Cho, Jung- Hee Lee, Seongjae Cho, and In Man Kang, "Effect of spacer dielectrics on performance characteristics of Ge-based tunneling field-effect transistors," IEEE Journal of the Electron Devices Society, vol. 53, no. 6S, pp. 06JE05-1-06JE05-5, Jun. 2014.
- Bijesh Rajamohanan, Rahul Pandey, Varistha Chobpattana, Canute Vaz, David Gundlach, Kin P. Cheung, John Suehle, Susanne Stemmer, and Suman Datta, "0.5 V Supply Voltage Operation of In0.65Ga0.35As/GaAs0.4Sb0.6 Tunnel FET," IEEE Electron Device Lett., vol. 36, no. 1, pp. 20-22, Jan. 2015. https://doi.org/10.1109/LED.2014.2368147
- Emanuele Baravelli, Elena Gnani, Roberto Grassi, Antonio Gnudi, Susanna Reggiani, and Giorgio Baccarani, "Optimization of n- and p-type TFETs Integrated on the Same InAs/AlxGa1-xSb Technology Platform," IEEE Trans. Electron Devices, vol. 61, no. 1, pp. 178-185, Jan. 2014. https://doi.org/10.1109/TED.2013.2289739
- Ari Ramelan, Harjana Harjana, and Pepen Arifin, "Growth of AlGaSb Compound Semiconductors on GaAs Substrate by Metalorganic Chemical Vapour Deposition," Adv. in Materials Science and Engineering, vol. 2010, pp. 1-8, Oct. 2010.
- ATLAS User's Manual, SILVACO International, 2015.
- Sylvan Brocard, Marco G. Pala, and David Esseni, "Large On-Current Enhancement in Hetero-Junction Tunnel-FETs via Molar Fraction Grading," IEEE Journal of the Electron Devices Society, vol. 35, no. 2, pp. 184-186, Feb. 2014. https://doi.org/10.1109/LED.2013.2295884
- Mathieu Luisier, "Performance Comparison of GaSb, Strained-Si, and InGaAs Double-Gate Ultrathin-Body n-FETs," IEEE Electron Device Lett., vol. 32, no. 12, pp. 1686-1688, Dec. 2011. https://doi.org/10.1109/LED.2011.2168377
-
Rui Li, Yeqing Lu, Guangle Zhou, Qingmin Liu, Soo Doo Chae, Tim Vasen, Wan Sik Hwang, Qin Zhang, Patrick Fay, Tom Kosel, Mark Wistey, Huili Xing, and Alan Seabaugh, "AlGaSb/InAs Tunnel Field- Effect Transistor With On-Current of
$78 {\mu}A/{\mu}m $ at 0.5 V," IEEE Electron Device Lett., vol. 33, no. 3, pp. 363-365, Mar. 2012. https://doi.org/10.1109/LED.2011.2179915 - Alan C. Seabaugh and Qin Zhang, "Low-Voltage Tunnel Transistors for Beyond CMOS Logic," Proc. IEEE, vol. 98, no. 12, pp. 2095-2110, Dec. 2010. https://doi.org/10.1109/JPROC.2010.2070470
- Jiangjiang J. Gu, Xingwei Wang, HongJun Wu, Jinghua Shao, Adam T. Neal, Michael J. Manfra, Roy G. Gordon, and Peide D. Ye, "20-80nm Channel Length InGaAs Gate-all-around Nanowire MOSFETs with EOT=1.2nm and Lowest SS=63mV/dec," IEEE International Electron Devices Meeting (IEDM) 2012, San Francisco, CA, USA, Dec. 2012.
- Jiangjiang J. Gu, Ozhan Koybasi, Yong Quan Wuand, Peide D. Ye, "III-V-on-nothing metal-oxide-semiconductor field-effect transistors enabled by topdown nanowire release process: Experiment and simulation," Appl. Phys. Lett., vol. 99, no. 11, pp. 112113-1-112113-3, Sep. 2011. https://doi.org/10.1063/1.3638474
- Sneh Saurabh and M. Jagadesh Kumar, "Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor," IEEE Trans. Electron Devices, vol. 58, no. 2, pp. 128-132, Feb. 2011.