DOI QR코드

DOI QR Code

Research on the Mechanism of Neutral-point Voltage Fluctuation and Capacitor Voltage Balancing Control Strategy of Three-phase Three-level T-type Inverter

  • Yan, Gangui (School of Electrical Engineering, Northeast Electric Power University) ;
  • Duan, Shuangming (School of Electrical Engineering, Northeast Electric Power University) ;
  • Zhao, Shujian (School of Electrical Engineering, Northeast Electric Power University) ;
  • Li, Gen (Cardiff University) ;
  • Wu, Wei (School of Electrical Engineering, Northeast Electric Power University) ;
  • Li, Hongbo (School of Electrical Engineering, Northeast Electric Power University)
  • 투고 : 2017.01.14
  • 심사 : 2017.08.23
  • 발행 : 2017.11.01

초록

In order to solve the neutral-point voltage fluctuation problem of three-phase three-level T-type inverters (TPTLTIs), the unbalance characteristics of capacitor voltages under different switching states and the mechanism of neutral-point voltage fluctuation are revealed. Based on the mathematical model of a TPTLTI, a feed-forward voltage balancing control strategy of DC-link capacitor voltages error is proposed. The strategy generates a DC bias voltage using a capacitor voltage loop with a proportional integral (PI) controller. The proposed strategy can suppress the neutral-point voltage fluctuation effectively and improve the quality of output currents. The correctness of the theoretical analysis is verified through simulations. An experimental prototype of a TPTLTI based on Digital Signal Processor (DSP) is built. The feasibility and effectiveness of the proposed strategy is verified through experiment. The results from simulations and experiment match very well.

키워드

참고문헌

  1. M. Schweizer, J. W. Kolar, "Design and Implementation of a Highly Efficient Three-Level T-Type Converter for Low-Voltage Applications," IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 899-907, Feb. 2013. https://doi.org/10.1109/TPEL.2012.2203151
  2. J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A Survey on Neutral-Point-Clamped Inverters," IEEE Transactions on Industrial Elec-tronics, vol. 57, no. 7, pp. 2219-2230, Jul. 2010. https://doi.org/10.1109/TIE.2009.2032430
  3. L. Ma, K. Sun, R. Teodorescu, and X. Jin, "Comparison of the Topologies of High Efficiency Neutral Point Clamping Photovoltaic Inverters," Transactions of China Electrotechnical Society, vol. 26, no. 2, pp. 108-14, Feb. 2011.
  4. X. Li, S. Dusmez, B. Akin, and K. A. Rajashekara, "New SVPWM for the Phase Current Reconstruction of Three-Phase Three-level T-type Converters," IEEE Transactions on Power Electronics, vol. 31, no. 3, pp. 2627-2637, Mar. 2016. https://doi.org/10.1109/TPEL.2015.2440421
  5. Y. Xuan, M. Tian, X. Song X, W. Chen, and X. Yang, "Design and implementation of a high power threelevel T-type inverter for a photovoltaic system," 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), pp. 1-5, Jun. 2015.
  6. J. Lyu, W. Hu, F. Wu, K. Yao, and J. Wu, "Variable Modulation Offset SPWM Control to Balance the Neutral-Point Voltage for Three-Level Inverters," IEEE Transactions on Power Electronics, vol. 30, no. 12, pp. 7181-7192, Dec. 2015. https://doi.org/10.1109/TPEL.2015.2392106
  7. G. L. Li, X. F. Shi, W. D. Jiang, and H. T. Wang, "Unbalancing Capacitor Voltage for Diode Clamped Multi-Level Inverter," Transactions of China Electrotechnical Society, vol. 24, no. 7, pp. 110-119, Jul. 2009.
  8. Q. Song, W. H. Liu, G. G. Yan, and Z. H. Wang, "A Neutral-point Potential Balance Algorithm for Threelevel NPC Inverters by Using Analytically Injected Zero-sequence Voltage," Proceedings of the Chinese Society for Electrical Engineering, vol. 24, no. 5, pp. 57-62, May 2004.
  9. U. M. Choi, J. S. Lee, and K. B. Lee, "New Modulation Strategy to Balance the Neutral-Point Voltage for Three-Level Neutral-Clamped Inverter System," IEEE Transactions on Energy Conversion, vol. 29, no. 1, pp. 91-100, Mar. 2014. https://doi.org/10.1109/TEC.2013.2293502
  10. W. B. Wang, H. B. Hu, and Y. X, "Research on Mechanism of Single-phase Three-level Half-bridge Grid-tied Inverter Voltage Unbalance of Input Capacitors and Voltage Balance Control Strategy," Proceedings of The Chinese Society for Electrical Engineering, vol. 34, no. 6, pp. 839-845, Feb. 2014.
  11. Z. P. Shao, X. Zhang, and F.S. Wang, "Analysis and Control of Neutral-Point Voltage for Transformerless Three-Level PV Inverter in LVRT Operation," IEEE Transactions on Power Electronics, vol. 32, no. 3, pp. 2347-2359, March 2017. https://doi.org/10.1109/TPEL.2016.2565640
  12. A. Choudhury, P. Pillay, and S. S. Williamson, "Discontinuous Hybrid-PWM-Based DC-Link Voltage Balancing Algorithm for a Three-Level Neutral-Point-Clamped (NPC) Traction Inverter Drive," IEEE Transactions on Industry Applications, vol. 52, no. 4, pp. 3071-3082, July 2016. https://doi.org/10.1109/TIA.2016.2533607
  13. X. B. Yuan, "Analytical averaged loss model of a threelevel T-type converter," Power Electronics, Machines and Drives, 7th IET International Conference on, pp. 8-10, Apr. 2014.
  14. G. S. Lakshmi, S. Kamakshaiah, and G. T. R. Das, "Three-level DCML fed IPMSM using SPWM and CBSVPWM varying modulation index," Control, Automation, Robotics and Embedded Systems International Conference on, pp. 16-18, Dec. 2013.
  15. Y. Suresh, and A. K. Panda, "Research on a cascaded multilevel inverter by employing three-phase transformers," IET Power Electronics, vol. 5, no. 5, pp. 561-570, May 2012. https://doi.org/10.1049/iet-pel.2011.0150
  16. J. Chen, Y. J. He, X. Y. Wang, and J. J. Liu, "Research of the Unity Theory Between Three-level Space Vector and Carrier-based PWM Modulation Strategy," Proceedings of The Chinese Society for Electrical Engineering, vol. 33, no. 9, pp. 71-78, Mar. 2013.
  17. U. M. Choi, F. Blaabjerg, and K. B. Lee, "Method to Minimize the Low-Frequency Neutral-Point Voltage Oscillations With Time-Offset Injection for Neutral-Point-Clamped Inverters," IEEE Transactions on Industry Applications, vol. 51, no. 2, pp. 1678-1691, Mar. 2015. https://doi.org/10.1109/TIA.2014.2350079
  18. P. Alemi, S. Y. Jeong, and D. C. Lee, "Active Damping of LLCL Filters Using PR Control for Grid-Connected Three-Level T-Type Converters," Journal of Power Electronics, vol. 15, no. 3, pp. 786-795, May 2015. https://doi.org/10.6113/JPE.2015.15.3.786
  19. T. D. Nguyen, D. Q. Phan, D. N. Dao, and H. H. Lee, "Carrier Phase-Shift PWM to Reduce Common-Mode Voltage for Three-Level T-Type NPC Inverters," Journal of Power Electronics, vol. 14, no. 6, pp. 1197-1207, Nov. 2014. https://doi.org/10.6113/JPE.2014.14.6.1197
  20. J. D. B. Ramirez, J. J. R. Rivas, and E. P. Sanchez, "DSP-Based Simplified Space-Vector PWM for a Three-Level VSI with Experimental Validation," Journal of Power Electronics, vol. 12, no. 2, pp. 285-293, Mar. 2012. https://doi.org/10.6113/JPE.2012.12.2.285
  21. H. Akagi, T. Hatada, "Voltage Balancing Control for a Three-Level Diode-Clamped Converter in a Medium- Voltage Transformerless Hybrid Active Filter," IEEE Transactions on Power Electronics, vol. 24, no. 3, pp. 571-579, Mar. 2009. https://doi.org/10.1109/TPEL.2009.2012528
  22. U.M. Choi, K.B. Lee, "Space vector modulation strategy for neutral-point voltage balancing in threelevel inverter systems," IET Power Electronics, vol. 6, no. 7, pp. 1390-1398, April 2013. https://doi.org/10.1049/iet-pel.2012.0597