International Journal of Internet, Broadcasting and Communication

The Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Study on Efficient Use of Dual Data Memory Banks in Flight Control Computers

  • Cho, Doosan (Electrical & Electronic Engineering, Sunchon National University)
  • Received : 2016.12.29
  • Accepted : 2017.01.20
  • Published : 2017.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

Over the past several decades, embedded system and flight control computer technologies have been evolved to meet the diverse needs of the mobile device market. Current embedded systems are at the heart of technologies that can take advantage of small-sized specialized hardware while still providing high-efficiency performance at low cost. One of these key technologies is multiple memory banks. For example, a dual memory bank can provide two times more memory bandwidth in the same memory space. This benefit take lower cost to provide the same bandwidth. However, there is still few software technologies to support the efficient use of multiple memory banks. In this study, we present a technique to efficiently exploit multiple memory banks by software support. Specifically, our technique use an interference graph to optimally allocate data to different memory banks by an optimizing compiler. As a result, the execution time can be improved upto 7% with the proposed technique.

Keywords

References

  1. A. Appel, J. Davidson, and N. Ramsey, "The Zephyr Compiler Infrastructure," Technical Report at http://www.cs.virgina.edu/zephyr, University of Virginia, 1998.
  2. G. Araujo, S. Devadas, K. Keutzer, S. Liao, S. Malik, A. Sudarsanam, S. Tjiang, and A. Wang, "Challengers in code generation for embedded processors," Kluwer Academic Publishers, p48-64, 1995.
  3. G. Araujo and S. Malik, "Code Generation for Fixed-point DSPs," ACM Transactions on Design Automation of Electronic Systems, 3(2):136-161, April 1998. https://doi.org/10.1145/290833.290837
  4. J. Cho, J. Kim, and Y. Paek. "Efficient and Fast Allocation of on-chip dual memory banks," IINTERACT, Feb, 2002.
  5. C. Fraser, "A Retargetable Compiler for ANSIC," ACM SIGPLAN Notices, 26(10):29-43, Oct. 1991. https://doi.org/10.1145/122616.122621
  6. S. Jung and Y. Paek, "The Very Portable Optimizer for Digital Signal Processors," In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 84-92, Nov. 2001.
  7. R. Leupers and P. Marwedel, "Algorithms for Address Assignment in DSP Code Generation," In Internaltional Conference on Computer-Aided Design, 1996.