전기학회논문지 (The Transactions of The Korean Institute of Electrical Engineers)

  • 제66권5호
  • /
  • Pages.778-785
  • /
  • 2017
  • /
  • 1975-8359(pISSN)
  • /
  • 2287-4364(eISSN)
대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지
DOI QR코드

DOI QR Code

계통연계형 3-레벨 NPC 인버터의 6차 고조파 제어 기법을 이용한 계통 전류 고조파 저감

Reduction of Grid Current Harmonic Distortion through a 6th Harmonic Control Method in Grid-Connected Three-Level NPC Inverters

  • Sin, Jiook (Dept. of Electrical and Electronic Engineering, Ajou University) ;
  • Bak, Yeongsu (Dept. of Electrical and Electronic Engineering, Ajou University) ;
  • Park, Seong-Soo (Dept. of Space Survey Information Technology, Ajou University) ;
  • Lee, Kyo-Beum (Dept. of Electrical and Electronic Engineering, Ajou University)
  • 투고 : 2017.01.10
  • 심사 : 2017.04.17
  • 발행 : 2017.05.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents a control method for reducing the distortion of the grid current at a grid-connected three-level neutral point clamped (NPC) inverter. The grid current is distorted from the 5th and 7th harmonic components in the stationary frame current also the 6th harmonic component in the synchronous frame current. In this paper, the 6th harmonic component on synchronous frame is controlled by using all-pass filters (APFs) and proportional integral (PI) controllers for distortion of the grid side. When transformed the 6th harmonic component is controlled, the 5th and 7th harmonic components are reduced. The validity of the proposed control method is verified by simulation and experiment results using a 25kW three-level NPC inverter.

키워드

참고문헌

  1. F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of control and grid synchronization for distributed power generation systems," IEEE Transactions on Industrial Electronics, Vol. 53, No. 5, pp. 1398-1409, Oct. 2006. https://doi.org/10.1109/TIE.2006.881997
  2. U.-M. Choi and K.-B. Lee, "Neutral-point voltage balancing method for three-level inverter systems with a time-offset estimation scheme," Journal of Power Electronics, Vol. 13, No. 2, pp. 243-249, Mar. 2013. https://doi.org/10.6113/JPE.2013.13.2.243
  3. J.-S. Lee and K.-B. Lee, "New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic systems using a three-level inverter," IEEE Transactions on Power Electronics, Vol. 29, No. 4, pp. 1720-1730, Apr. 2014. https://doi.org/10.1109/TPEL.2013.2264954
  4. J.-H. Cho, N.-J. Ku, K.-E. Joung, and D.-S. Hyun, "A small signal modeling of three-level neutral-point clamped inverter and neutral-point voltage oscillation reduction," The Transactions of the Korean Institute of Power Electronics, Vol. 19, No. 5, pp. 407-414, Otc. 2014. https://doi.org/10.6113/TKPE.2014.19.5.407
  5. J.-K. Kim, J.-H. Lee, H.-G. Jeong, and K.-B. Lee, "Improvement of grid connected inverter systems with PR controllers under the unbalanced and distorted grid voltage," in Proc. IPEMC Conf., pp. 1183-1187, 2012.
  6. Y. Quan, H. Nian, J. Hu, and J. Li, "Improved control of the grid connected converter under the harmonically distorted grid voltage conditions," in Proc. ICEMS Conf., pp. 204-209, 2012.
  7. F. Qing, "Research on control strategies and engineering application of high-power harmonic eliminating in power station," Doctoral Dissertation of Central South University, 2004.
  8. S.-H. Choi, C.-K. Kim, and S.-D. Lee, "Elemination of low order harmonics from STATCOM using SHE-PWM," The Transactions of the Korean Institute of Power Electronics, Vol. 19, No. 5, pp. 450-456, Oct. 2014. https://doi.org/10.6113/TKPE.2014.19.5.450
  9. Z. Chen, X. Zhang, and J. Peng, "Time-delayed chaotic circuit design using all-pass filter," IEEE Transactions on Circuits and Systems, Vol. 61, No. 10, pp. 2897-2903, Oct. 2014. https://doi.org/10.1109/TCSI.2014.2327280
  10. R. B. Sepe and J. H. Lang, "Implementation of discrete-time field-oriented current control," IEEE Transaction on Industry Application, Vol. 30, No. 3, pp. 723-728, May/Jun. 1994. https://doi.org/10.1109/28.293722
  11. J.-S. Lee and K.-B. Lee, "Tolerance control for inner open-switch faults of a T-type three-level rectifier," Journal of Power Electronics, Vol. 14, No. 6, pp. 1157-1165, Nov. 2014. https://doi.org/10.6113/JPE.2014.14.6.1157
  12. U.-M. Choi and K.-B. Lee, "Neutral-point voltage balancing method for three-level inverter systems with a time-offset estimation scheme," Journal of Power Electronics, Vol. 13, No. 2, pp. 243-249, Mar. 2013. https://doi.org/10.6113/JPE.2013.13.2.243
  13. S.-W. Hyun, S.-J. Hong, J.-H. Lee, C.-B. Lee, and C.-Y. Won, "A method to compensate the distorted space vectors in the unbalanced neutral point voltage of 3-level NPC PWM inverters," Journal of Power Electronics, Vol. 16, No. 2, pp. 455-463, Mar. 2016. https://doi.org/10.6113/JPE.2016.16.2.455
  14. K.-S. Ji, S.-T. Jou, H.-G. Jeong, and K.-B. Lee, "Simple compensation method of unclamped switch voltages in a three-level NPC inverter," The Transactions of the Korean Institute of Power Electronics, Vol. 19, No. 3, pp. 257-265, Jun. 2014. https://doi.org/10.6113/TKPE.2014.19.3.257
  15. P. Alemi and D.-G. Lee, "Comparative analysis of power losses for three-level T-type and NPC PWM inverters," The Transactions of the Korean Institute of Power Electronics, Vol. 19, No. 2, pp. 173-183, Apr. 2014. https://doi.org/10.6113/TKPE.2014.19.2.173