E2M - 전기 전자와 첨단 소재 (Electrical & Electronic Materials)

  • 제30권3호
  • /
  • Pages.31-43
  • /
  • 2017
  • /
  • 2982-6268(pISSN)
  • /
  • 2982-6306(eISSN)
한국전기전자재료학회 (The Korean Institute of Electrical and Electronic Material Engineers)
권호 표지

비휘발성 메모리 소재/소자 기술

  • 김영민 (가천대학교 전자공학과) ;
  • 유은선 (가천대학교 전자공학과) ;
  • 이준수 (가천대학교 전자공학과) ;
  • 조성재 (가천대학교 전자공학과)
  • 발행 : 2017.03.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

키워드

참고문헌

  1. https://en.wikipedia.org/wiki/Dark_City_(1998_film)
  2. D. Kahng, Electric Field Controlled Semiconductor Device , U. S. Patent No. 3,102,230, Aug. 1963.
  3. H. Hollerith, Art of Compiling Statistics , U. S. Patent No. 395,782, Jan. 1889.
  4. J. A. O'Neill, Record for Reproducing Sound Tones and Action, U. S. Patent No. 1,653,467, Dec. 1927.
  5. F. C. Williams, Apparatus for Storing Trains of Pulses , U. S. Patent No. 2,951,176, Aug. 1960.
  6. J. T. Potter, Three-Dimensional Memory Device , U. S. Patent No. 2,674,728, Apr. 1954.
  7. A. A. Cohen, "Technical Developments: Magnetic Drum Storage for Digital Information Processing Systems," Mathematical Tables and Other Aids to Computation , vol. 4, no. 29, pp. 31-39, Jan. 1950. https://doi.org/10.2307/2002699
  8. J. A. Rajchman, Electronic Discharge Device , U. S. Patent No. 2,494,670, Jan. 1950.
  9. J. A. Rajchman, Target for Storage Tubes , U. S. Patent No. 2,604,606, Jul. 1952.
  10. F. C. Williams, et al., Information Storage Means , U. S. Patent No. 2,777,971, Jan. 1957.
  11. R. H. Dennard, Field-Effect Transistor Memory , U. S. Patent No. 3,387,286, Jun. 1968.
  12. Internat ional Technology Roadmap for Semiconductors (ITRS). Online available at http://www.itrs2.net.
  13. F. Masuoka, M. Asano, H. Iwahashi, T. Komuro, and S. Tanaka, "A New Flash E2PROM Cell Using Triple Polysilicon Technology," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , pp. 464-467, San Francisco, USA, Dec. 1984.
  14. F. Masuoka and H. Iizuka, Semiconductor Memory Device and Method for Manufacturing the Same , U. S. Patent No. 4,531,203, Jul. 1985.
  15. P. E. Cottrell, R. R. Troutman, and T. H. Ning, "Hot-electron emission in n-channel IGFET' s," IEEE Transactions on Electron Devices , vol. ED-26, no. 4, pp. 520-533, Apr. 1979.
  16. V. N. Kynett, A. Baker, M. L. Fandrich, G. P. Hoekstra, O. Jungroth, J. A. Kreifels, S. Wells, and M. D. Winston, "An In-System Reprogrammable 32K$\times$8 CMOS Flash Memory," IEEE Journal of Solid-State Circuits , vol. 23, no. 5, p. 1157-1163, Oct. 1988. https://doi.org/10.1109/4.5938
  17. F. Masuoka, M. Momodomi, Y. Iwata, and R. Shirota, "New Ultra High Density EPROM and Flash EEPROM with NAND Structure Cell," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , pp. 552-555, Washington, D. C., USA, Dec. 1987.
  18. M. Momodomi, R. Kirisawa, R. Nakayama, S. Aritome, T. Endoh, Y. Itoh, Y. Iwata, H. Oodaira, T. Tanaka, M. Chiba, R. Shirota, and F. Masuoka, "New Device Technologies for 5V-Only 4Mb EEPROM with NAND Structure Cell," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , pp. 412-415, San Francisco, USA, Dec. 1988.
  19. M. Momodomi, Y. Itoh, R. Shirota, Y. Iwata, R. Nakayama, R. Kirisawa, T. Tanaka, S. Aritome, T. Endoh, K. Ohuchi, and F. Masuoka, "An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell," IEEE Journal of Solid-State Circuits , vol. 24, no. 5, pp. 1238-1243, Oct. 1989. https://doi.org/10.1109/JSSC.1989.572587
  20. S. Aritome, "NAND Flash Innovations," IEEE Solid-State Circuits Magazine , pp. 21-29, Fall 2013.
  21. H. A. R. Wegener, A. J. Lincoln, H. C. Pao, M. R. O'Connell, and R. E. Oleksiak, "The Variable Threshold Transistor, A New Electrically- Alterable, Non-Destructive Read-Only Storage Device," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , Washington, D. C., USA, p. 70, Oct. 1967.
  22. F. A. Sewell Jr., H. A. R. Wegener, and E. T. Lewis, "Charge Storage Model for Variable Threshold FET Memory Element," Appl. Phys. Lett. , vol. 14, no. 2, pp. 45-47, Jan. 1969. https://doi.org/10.1063/1.1652705
  23. H. A. R. Wegener, Electrically Alterable Non-Destructive Readout Field Effect Transistor Memory, U. S. Patent No. 3,508, 211, Apr. 1970.
  24. S. Tehrani, "Advancement in Charge Trap Flash Memory Technology," Proceedings of Flash Memory Summit , Santa Clara, USA, Aug. 2013.
  25. E. Suzuki, H. Hiraishi, K. Ishii, and Y. Hayashi, "A Low-Voltage Alterable EEPROM with Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structures," IEEE Transactions on Electron Devices , vol. ED-30, no. 2, pp. 122-128, Feb. 1983.
  26. V. A. Gritsenko, K. A. Nasyrov, Yu. N. Novikov, A. L. Aseev, S. Y. Yoon, J. W. Lee, E. H. Lee, and C. W. Kim, "A new low voltage fast SONOS memory with high-k dielectric," Solid-State Electronics , vol. 47, no. 10, pp. 1651-1656, Jun. 2003. https://doi.org/10.1016/S0038-1101(03)00174-6
  27. T. Sugizaki, M. Kobayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka, "Novel Multi-bit SONOS Type Flash Memory Using a High-k Charge Trapping Layer," Technical Digest of 2003 Symposium on VLSI Technology , pp. 27-28, Hsinchu, Taiwan, ROC, Oct. 2003.
  28. S. Jeon, C. Kim, D. Ma, and S. Choi, SONOS Type Memory Device , U. S. Patent No. 7,053,448 B2, Mar. 2005.
  29. H. T. Lue and E. K. Lai, Non-volatile Memory Semiconductor Device Having an Oxide-Nitride-Oxide (ONO) Top Dielectric Layer, U. S. Patent No 7,576,386 B2, Aug. 2005.
  30. H. T. Lue, S. Y. Wang, E. K. Lai, Y. H. Shih, S. C. Lai, L. W. Yang, K. C. Chen, J. Ku, K. Y. Hsieh, R. Liu, and C. Y. Lu, "BE-SONOS: A Bandgap Engineered SONOS with Excellent Performance and Reliability," Technical Digest of International Electron Devices Meeting (IEDM) , pp. 547-550, Washington, D. C., USA, Dec. 2005.
  31. S. Cho, W. B. Shim, Y. Kim, J. G. Yun, J. D. Lee, H. Shin, J. H. Lee, and B. G. Park, "A Charge Trap Folded NAND Flash Memory Device with Bandgap-Engineered Storage Node," IEEE Transactions on Electron Devices , vol. 58, no. 2, pp. 288-295, Feb. 2011. https://doi.org/10.1109/TED.2010.2090420
  32. T. W. Orimoto, J. Jeon, H. Shiraiwa, S. S. Chan, and H. K. Sachar, "SONOS Memory Cell Having High-k Dielectric," U. S. Patent No. 7,446,369 B2, Aug. 2005.
  33. C. Y. Kang, "Barrier engineering in metalaluminum-oxide-nitride-oxide-silicon (MANOS) flash memory: Invited," Current Applied Physics , vol. 10, no. 1, pp. e27-e30, Jan. 2010. https://doi.org/10.1016/j.cap.2009.12.007
  34. F. R. Libsch and M. H. White, "Charge Transport and Storage of Low Programming Voltage SONOS/MONOS Memory Devices," Solid-State Electronics , vol. 33, no. 1, pp. 105-126, Jan. 1990. https://doi.org/10.1016/0038-1101(90)90017-9
  35. M. H. White, Y. L. Yang, A. Purwar, and M. L. French, "A Low Voltage SONOS Nonvolatile Semiconductor Memory Technology," IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part A , vol. 20, no. 2, pp. 190-195, Jun. 1997. https://doi.org/10.1109/95.588573
  36. Y. L. Yang and M. H. White, "Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures," Solid-State Electronics , vol. 44, no. 6, pp. 949-958, Jun. 2000. https://doi.org/10.1016/S0038-1101(00)00012-5
  37. M. H. white, D. A. Adams, and J. Bu, "On the Go with SONOS," IEEE Circuits and Devices Magazine , vol. 16, no. 4, pp. 22-31, Jul. 2000. https://doi.org/10.1109/101.857747
  38. J. Bu and M. H. white, "Retention Reliability Enhanced SONOSNVSM with Scaled Programming Voltage," Proceedings of IEEE Aerospace Conference , pp. 5-2383-5-2390, Montana, USA, Mar. 2002.
  39. Y. Wang and M. H. White, "An analy tical retent ion model for SONOS nonvolat ile memory devices in the excess electron state," Solid-State Electronics , vol. 49, no. 1, pp. 97-107, Jan. 2005. https://doi.org/10.1016/j.sse.2004.06.009
  40. T. H. Kim, J. S. Sim, J. D. Lee, H. C. Shin, and B.-G. Park, "Charge decay characteristics of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures and extraction of the nitride trap density distribution," Appl. Phys. Lett. , vol. 85, no. 4, pp. 660-662, Jul. 2004. https://doi.org/10.1063/1.1773615
  41. T. H. Kim, I. H. Park, J. D. Lee, and B.-G. Park, "Electron trap density distribution of Si-rich silicon nitride extracted using the modified negative charge decay model of silicon-oxidenitride-oxide-silicon structure at elevated temperatures," Appl. Phys. Lett. , vol. 89, no. 6, pp. 063508-1-063508-3, Aug. 2006. https://doi.org/10.1063/1.2335619
  42. K. Kim and J. Choi, "Future Outlook of NAND Flash Technology for 40nm Node and Beyond," Proceedings of 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW) , pp. 9-11, Monterey, USA, Feb. 2006.
  43. C. H. Lee, J. Choi, C. Kang, Y. Shin, J. S. Lee, J. Sel, J. Sim, S. Jeon, B. I. Choe, D. Bae, K. Park, and K. Kim, "Multi-Level NAND Flash Memory with 63 nm-node TANOS (Si-Oxide-SiN-$Al_2O_3$-TaN) Cell Structure," Technical Digest of 2006 Symposium on VLSI Technology , pp. 21-22, Hawaii, USA, Jun. 2006.
  44. S. M. Jung, J. Jang, W. Cho, H. Cho, J. Jeong, Y. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M.-S. Song, K. H. Kim, J. S. Kim, and K. Kim, "Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node," Technical Digest of International Electron Devices Meeting (IEDM) , pp. 1-4, San Francisco, USA, Dec. 2006.
  45. S. Cho, W. B. Shim, I. H. Park, Y. Kim, and B. G. Park, "Highly Scalable 3-D NAND-NOR Hybrid-Type Dual Bit per Cell Flash Memory Device with an Additional Cut-off Gate," Journal of Korean Physical Society , vol. 56, no. 1, pp. 137-141, Jan. 2010. https://doi.org/10.3938/jkps.56.137
  46. B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Elec. Dev. Lett. , vol. 21, no. 11, pp. 543-45, Nov. 2000. https://doi.org/10.1109/55.877205
  47. Y. K. Lee, K. W. Song, J. W. Hyun, J. D. Lee, B. G. Park, S. T. Kang, J. D. Choe, S. Y. Han, J. N. Han, S. W. Lee, O. K. Kwon, C. Chung, D. Park, and K. Kim, "Twin SONOS Memory with 30-nm Storage Nodes Under a Merged Gate Fabricated with Inverted Sidewall and Damascene Process," IEEE Elec. Dev. Lett. , vol. 24, no. 5, pp. 317-319, May 2004.
  48. J. G. Yun, Y. Kim, I. H. Park, J. H. Lee, D. Kang, M. Lee, H. Shin, J. D. Lee, and B. G. Park, "Independent Double-Gate Fin SONOS Flash Memory Fabricated with Sidewall Spacer Patterning," IEEE Transactions on Electron Devices , vol. 56, no. 8, pp. 1721-1728, Aug. 2009. https://doi.org/10.1109/TED.2009.2024228
  49. Y. Kim, I. H. Park, S. Cho, J. G. Yun, J. H. Lee, D. h. Kim, G. S. Lee, S. H. Park, D. H. Lee, W. B. Sim, W. Kim, H. Shin, J.-D. Lee, and B.-G. Park, "A Vertical 4-Bit SONOS Flash Memory and a Unique 3-D Vertical NOR Array Structure," IEEE Transactions on Nanotechnology , vol. 9, no. 1, pp. 70-77, Jan. 2010. https://doi.org/10.1109/TNANO.2009.2026173
  50. H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory," Technical Digest of 2007 Symposium on VLSI Technology , pp. 14-15, Kyoto, Japan, Jun. 2007.
  51. Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, "Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , pp. 449-452, Washington, D. C., USA, Dec. 2007.
  52. T. Maeda, K. Itagaki, O. Hishida, R. Katsumata, M. Koti, Y. Fukuzumi, M. Kodi, H. Tanaka, Y. Komori, M. Ishiduki, J. Matsunami, T. Fujiwara, H. Aochi, Y. Iwata, and Y. Watanabe, "Multistacked 1G cell/layer Pipe-shaped BiCS Flash Memory," Technical Digest of 2009 Symposium on VLSI Circuits , pp. 22-23, Kyoto, Japan, Jun. 2007.
  53. M. Ishiduki, Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, H. Tanaka, Y. Komori, Y. Nagata, T. Fujiwara, T. Maeda, Y. Mikajiri, S. Oota, M. Honda, Y. Iwata, R. Kirisawa, H. Aochi, and A. Nitayama, "Optimal Device Structure for Pipe-shaped BiCS Flash Memory for Ultra High Density Storage Device with Excellent Performance and Reliability," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , pp. 625-628, Washington, D. C., USA, Dec. 2009.
  54. Online available at http://www.samsung.com/sec/news/local/samsung-electronic-thevertical-structure-of-the-worlds-first-3dnand-d-vnand-flash-memory-production.
  55. W. Kim, J. Y. Seo, Y. Kim, S. H. Park, S. H. Lee, M. H. Baek, J. H. Lee, and B. G. Park, "Channel-Stacked NAND Flash Memory with Layer Selection by Multi-level Operation (LSM)," Technical Digest of IEEE International Electron Devices Meeting (IEDM) , pp. 84-87, Washington, D. C., USA, Dec. 2013.
  56. S. Y. Wu, Ferroelectric Memory Device , U. S. Patent No. 3,832,700, Aug. 1974.
  57. S. Y. Wu, "A New Ferroelectric Memory Device, Metal-Ferroelectric-Semiconductor Transistor," IEEE Transactions on Electron Devices , vol. ED-21, no. 8, pp. 499-504, Aug. 1974.
  58. S. R. Ovshinsky, "Reversible Electrical Switching Phenomena in Disordered Structures," Physical Review Letters, vol. 21, no. 20, pp. 1450-1453, Nov. 1968. https://doi.org/10.1103/PhysRevLett.21.1450
  59. S. R. Ovshinsky, S. J. Hudgens, W. Czubatyj, and D. A. Strand, G. C. Wicker, Electrically Erasable Phase Change Memory, U. S. Patent No. 5,166,758, Nov. 1992.
  60. S. Kim, S. Jung, M. H. Kim, S. Cho, and B. G. Park, "Resistive switching characteristics of Si3N4-based resistive switching random-access memory cell with tunnel barrier for high density integration and low-power applications," Appl. Phys. Lett. , vol. 106, no. 21, pp. 212106-1-212106-4, May 2015. https://doi.org/10.1063/1.4921926
  61. S. Kim, S. Jung, M. H. Kim, S. Cho, and B. G. Park, "Gradual bipolar resistive switching in Ni/Si3N4/n+ Si resistive-switching memory device for high-density integration and low-power applications," Solid-State Electronics, vol. 114, no. 21, pp. 94-97, Dec. 2015. https://doi.org/10.1016/j.sse.2015.08.003
  62. S. Kim, H. Kim, S. Jung, M. H. Kim, S. H. Lee, S. Cho, and B.-G. Park, "Tuning resistive switching parameters in $Si_3N_4$-based RRAM for three-dimensional vertical resistive memory applications," Journal of Alloys and Compounds , vol. 663, pp. 419-423, Apr. 2016. https://doi.org/10.1016/j.jallcom.2015.10.142