Acknowledgement
Supported by : 삼성전자 미래기술육성센터
References
- Intel-Micron Memory 3D XPoint [Online]. Available: "http://www.intel.com/content/www/us/en/architecture-and-technology/non-volatile-memory.html"
- Sparsh Mittal, and Jeffrey S. Vetter, "A survey of Software techniques for using non-volatile memories for storage and main memory systems," Proc. of the IEEE Transactions on Parallel and Distributed Systems, 27.5 pp. 1537-1550 2016.
- S. Mittaland J. Vetter, "A survey of techniques for modeling and improving reliability of computing systems," Proc. of the IEEE Transactions on Parallel and Distributed Systems (TPDS), 2015.
- Dulloor, Subramanya R., et al. "System software for persistent memory," Proc. of the Ninth European Conference on Computer Systems. ACM, 2014.
- Ou Jiaxin, Jiwu Shu, and Youyou Lu, "A high performance file system for non-volatile main memory," Proc. of the 11th ACM EuroSys, 2016.
- Jian Xu, and Steven Swanson, "NOVA: a logstructured file system for hybrid volatile/nonvolatile main memories," 14th USENIX Conference on File and Storage Technologies (FAST 16), 2016.
- I. P. Egwutuoha, D. Levy, B. Selic, and S. Chen, "A survey of fault tolerance mechanisms and checkpoint/ restart implementations for high performance computing systems," At the Journal of Supercomputing, Vol. 65, No. 3, pp. 1302-1326, 2013. https://doi.org/10.1007/s11227-013-0884-0
- Oren Laadan and Serge E. Hallyn, "Linux-CR: transparent application checkpoint-restart in Linux," The Ottawa Linux Symposium, 2010.
- Amirreza Zarrabi, et al., "Linux support for fast transparent general purpose checkpoint/restart of multithreaded processes in loadable kernel module," At the Journal of Grid Computing, Vol. 11, pp. 187-210, 2013. https://doi.org/10.1007/s10723-013-9248-5
- S. Kannan, A. Gavrilovska, K. Schwan, and D. Milojicic, "Optimizing checkpoints using NVM as virtualmemory," Proc. of the International Symposium on Parallel& Distributed Processin, pp. 29-40, 2013.
- X. Dong, N. Muralimanohar, N. Jouppi, R. Kaufmann, and Y. Xie, "Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems," Proc. of the High Performance Computing Networking, Storageand Analysis, 2009.
- J. H. Kim, Y. J. Moon, and S. H. Noh, "An Experimental Study on the Effect of Asymmetric Memory Latency of New Memory on Application Performance," Proc. of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), 2016.
- The PARSEC Benchmark Suite [Online]. Available: http://parsec.cs.princeton.edu
- C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC Benchmark Suite: Characterization and Architectural Implications," Princeton University Technical Report (PACT), TR-811-08, Jan. 2008.