DOI QR코드

DOI QR Code

Design and Evaluation of a CMOS Image Sensor with Dual-CDS and Column-parallel SS-ADCs

  • Um, Bu-Yong (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Kim, Jong-Ryul (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Kim, Sang-Hoon (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Lee, Jae-Hoon (School of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Cheon, Jimin (School of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Choi, Jaehyuk (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Chun, Jung-Hoon (College of Information & Communication Engineering, Sungkyunkwan University)
  • Received : 2016.03.11
  • Accepted : 2016.08.28
  • Published : 2017.02.28

Abstract

This paper describes a CMOS image sensor (CIS) with dual correlated double sampling (CDS) and column-parallel analog-to-digital converter (ADC) and its measurement method using a field-programmable gate array (FPGA) integrated module. The CIS is composed of a $320{\times}240$ pixel array with $3.2{\mu}m{\times}3.2{\mu}m$ pixels and column-parallel 10-bit single-slope ADCs. It is fabricated in a $0.11-{\mu}m$ CIS process, and consumes 49.2 mW from 1.5 V and 3.3 V power supplies while operating at 6.25 MHz. The measured dynamic range is 53.72 dB, and the total and column fixed pattern noise in a dark condition are 0.10% and 0.029%. The maximum integral nonlinearity and the differential nonlinearity of the ADC are +1.15 / -1.74 LSB and +0.63 / -0.56 LSB, respectively.

Keywords

References

  1. D. Lee, K. Cho, D, Kim, and G. Han, "Low-Noise In-Pixel Comparing Active Pixel Sensor Using Column-Level Single-Slope ADC," IEEE Trans. Electron Devices, vol. 55, no. 12, Dec. 2008.
  2. D. Kim and M. Song, "An Enhanced Dynamic-Range CMOS Image Sensor Using a Digital Logarithmic Single-Slope ADC," IEEE Trans. Circuits Syst. II, vol. 59, no. 10, Oct. 2012.
  3. J. Cheon and G. Han, "Noise analysis and simulation method for a single-slope ADC with CDS in a CMOS image sensor," IEEE Trans. Circuits Syst. I, vol. 55, no. 10, Nov. 2008.
  4. D. Lee and G. Han, "High-speed, low-power correlated double sampling counter for columnparallel CMOS imagers," Electronics Letters, Vol. 43, No. 24, Nov. 2007.
  5. Y. Nitta, et al., "High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor," IEEE International Solid-State Circuits Conference, 2006.
  6. S. Okura, O. Nishikido, Y. Sadanaga, Y. Kosaka, N. Araki, K. Ueda, F. Morishita, "A 3.7 M-Pixel 1300-fps CMOS Image Sensor With 5.0 G-Pixel/s High-Speed Readout Circuit," Solid-State Circuits, IEEE Journal of, Vol.50, No.4, pp.1016-1024, Apr., 2015. https://doi.org/10.1109/JSSC.2014.2387201
  7. Patent Y. Lim, K. Koh, K. Kim, "Double data rate (DDR) counter, analog-to-digital converter (ADC) using the same, CMOS image sensor using the same and methods in DDR counter, ADC and CMOS image sensor," US Patent 7990304, Aug. 2, 2011.
  8. Robert L. Nicol, "Image sensor characterization using SMIA standard," Proc. SPIE 6196, Photonics in Multimedia, April 2006.
  9. Patent J. Azami, "Solid-state image sensor and camera system," US Patent 20100091167, Apr. 15, 2010.
  10. Opal Kelly, "XEM3050 User's Manual" [online], http://assets00.opalkelly.com/library/XEM3050-UM.pdf.
  11. Opal Kelly, "FrontPanel User's Manual" [online], http://assets00.opalkelly.com/library/FrontPanel-UM.pdf.
  12. Analog Devices, "AD9764 Datasheet" [online], http://www.analog.com/media/en/technical-documentation/datasheets/AD9764.pdf.
  13. J. Lee, Q. Huang, K. Kim, K. Kim, and J. Burm, "High Frame Rate VGA CMOS Image Sensor using Three Step Single Slope Column-Parallel ADCs," Journal of Semiconductor Technology and Science, Vol. 15, No. 1, Feb. 2015.

Cited by

  1. Uncooled Infrared Micro-Bolometer FPA for Multiple Digital Correlated Double Sampling vol.30, pp.6, 2018, https://doi.org/10.1109/LPT.2018.2792491