

Simulation Study on Silicon-Based Floating Body Synaptic Transistor with Short- and Long-Term Memory Functions and Its Spike Timing-Dependent Plasticity

Hyungjin Kim¹, Seongjae Cho², Min-Chul Sun³, Jungjin Park¹,
Sungmin Hwang, and Byung-Gook Park¹

Abstract—In this work, a novel silicon (Si) based floating body synaptic transistor (SFST) is studied to mimic the transition from short-term memory to long-term one in the biological system. The structure of the proposed SFST is based on an n-type metal-oxide-semiconductor field-effect transistor (MOSFET) with floating body and charge storage layer which provide the functions of short- and long-term memories, respectively. It has very similar characteristics with those of the biological memory system in the sense that the transition between short- and long-term memories is performed by the repetitive learning. Spike timing-dependent plasticity (STDP) characteristics are closely investigated for the SFST device. It has been found from the simulation results that the connectivity between pre- and post-synaptic neurons has strong dependence on the relative spike timing among electrical signals. In addition, the neuromorphic system having direct connection between the SFST devices and neuron circuits are designed.

Index Terms—Neuromorphic system, synaptic transistor, short- and long-term memory, spike timing-dependent plasticity (STDP)

I. INTRODUCTION

Recently, there are great interests in realizing artificial synapses based on the Hebbian learning for the brain-like computing architectures [1-10]. This is because a synapse is believed to make a great contribution to many cognitive functions such as perception and memory in a biological system [11-16]. However, one of the strong candidates for artificial synapse, the memristor, is a two terminal device and needs extra selection components to interact with both pre- and post-synaptic neurons circuits [8-10]. Moreover, memristors are implemented by the non-silicon devices and have difficulty in being co-integrated with the conventional complementary metal-oxide-semiconductor (CMOS) architectures.

In this work, we propose a novel silicon (Si)-based floating body synaptic transistor (SFST) that has both short- and long-term memory capabilities in a single device due to two separated gates as illustrated by Fig. 1(a). Each gate is used to make the short- and long-term memories respectively. The short- and long-term memories are mimicked through the floating body effect and hot carrier injection. The transition from short-term memory to long-term memory can be conducted through repetitive applying of input pulses. It is also demonstrated that the STDP behaviours are successfully

Manuscript received Mar. 7, 2016; accepted Jun. 3, 2016

¹ Inter-university Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, Republic of Korea

² Department of Electronic Engineering, Gachon University, Seongnam-si, Gyeonggi-do 461-701, Republic of Korea

³ System LSI, Semiconductor Business Group, Samsung Electronics Co. Ltd., Yongin 17114, Republic of Korea
E-mail : bgpark@snu.ac.kr




Fig. 1. Schematic view illustrating (a) the proposed Si-based synaptic transistor, (b) how the biological synaptic weight is changed by timing difference of pre- and post-synaptic spikes.

realized by the proposed SFST device. On top of that, the SFST has the strong merit as it can directly receive backpropagation signal from post-synaptic neuron circuit without any additional switching components.

Fig. 1(b) shows the STDP action in the biological system, where the synaptic weight (W) is changed depending on the relative timing difference between pre- and post-synaptic spikes with backpropagation in the biological system [17-19]. In a similar way, the conductivity of the proposed device should be strengthened or weakened according to the relative input spike timing.

II. FABRICATION AND DEVICE DESIGN

The fabrication process flow of the device with independent two gates is shown in the Fig. 2. The hard mask stack was deposited and active patterns etched. The 1st gate (G1) stack was formed where the active region was etched through dry oxidation and the deposition of doped poly-Si and 50 nm medium temperature oxide (MTO) sidewall spacer made after deposition and dry etch process. Then a silicon fin was formed using dry etch process. The fin width was controlled by the thickness of MTO and thin fin needed for floating body effect which provides the device with short-term memory




Fig. 2. Critical fabrication steps of proposed device and cross-sectional SEM image (a) Hard mask stack was deposited and etched, (b) G1 formation by CMP process, (c) Fin formation using MTO sidewall spacer, (d) G2 formation through CMP and etch-back process, (e) Cross-sectional SEM image after separating two gates successfully.




Fig. 3. Comparison of measured and simulated output characteristics.

capability. Then the second gate (G2) stack comprised of oxide / nitride / oxide / doped poly-silicon was deposited over the fin and the G1. The charge storage layer makes the device have the long-term memory capability. Two gates were separated through chemical-mechanical planarization (CMP) and etch-back process. Fig. 2(e) shows that these two gates were successfully separated by following above mentioned process steps. The fabrication details were described elsewhere [20].

A 2-dimensional (2-D) technology computer-aided design (TCAD) simulation tool was used to demonstrate that the learning mechanism of the biological system was realized by the SFST [21]. The long-term memory capability is realized by the charge storage layer and G2 placed on the other side of G1 across the channel of a floating body. Consequently, the simulated device structure appeared to be a double-gate transistor with 50 nm body thickness and 3 nm gate oxide thickness as same as the experimental conditions. N^+ peak doping concentration was $As\ 1 \times 10^{21}\ cm^{-3}$ (Gaussian distribution)




Fig. 4. Simulated hole concentration in the body region after (a) the first input pulse, (b) the sixth input pulse.

at source/drain regions and the silicon body was doped with B $1 \times 10^{18} \text{ cm}^{-3}$. Multiple models were included in each simulation, such as Shockley-Read-Hall generation and recombination model, Selberherr's impact ionization model [22], and the hot carrier injection model based on Tam's equation [23]. Especially, impact ionization and mobility parameters were experimentally calibrated for more accurate electrical estimation in the simulations results. Fig. 3 shows an overlay of the measured output characteristics and simulated ones under the same conditions. It is well-fitted and gives a guarantee of the accuracy of following simulation results.

III. SIMULATION STUDY ON SYNAPTIC LEARNING MECHANISM

In the designed device structure and under the given process conditions, it has been verified that the transition from short-term memory to long-term memory occurs when input pulses with a time width of 50 ns and a repetition interval (T_i) of 1 μs were applied. This is not the unique solution but one of the possible time-dependent input schemes leading to the transition. The bias conditions for the memory transition were $V_{G1} = V_D = 2 \text{ V}$, and $V_{G2} = -2 \text{ V}$ (here, V_{G1} : the 1st gate voltage, V_D : drain voltage, and V_{G2} : the 2nd gate voltage). When input pulses are fed to the device only a few times, the operation of the SFST can be approximated to that of the floating body [24-26]. Fig. 4 shows that excess holes were generated by impact ionization and accumulated near the G2. The accumulation of holes resulted in the increase of the conductivity for a short time since these impact-generated holes increased the potential of the floating body, which corresponds to the short-term potentiation of a biological synapse [12, 14].

As the pulsing was repeated many times, however, the operation mode of the SFST changed significantly. The accumulated hole density rose as the number of input




Fig. 5. Schematic views of how short- and long-term memories are formed in (a) the SFST, (b) a biological synapse.

pulses (N) increased since the repetition interval was too short enough for the generated holes to be fully recombined with electrons. Fig. 4 shows that the hole concentration in the floating body region was rapidly increased as N increased. The hole concentration after the sixth input pulse was much higher than after the first input pulse. This results in the fact that the body potential is increased by the accumulated holes with the input pulses, hence increasing the output current, I_D , of the SFST. At the moment when the source-to-body junction is forward-biased due to the accumulated holes, the impact ionization occurs near the back-side gate with higher probability, and the generated hot holes begin to enter the charge storage layer over the energy barrier of gate dielectric near the drain end.

After this event, the SFST is operated like a programmed flash memory cell having charges trapped in the charge storage layer (Q_{trapped}), which emulates the biological function of transition from short-term memory to long-term memory in a synapse as shown in Fig. 5 [12, 14]. The excess holes can be compared to the temporally increased cAMP in a biological system because both of them decay without the next input or serotonin and the long-term memory arises when the accumulation of both of them exceeds threshold points. Also, the hot hole injection to the charge storage layer corresponds with the growth of a biological synapse because they bring out the long-term increase in channel conductance and biological synaptic weight, respectively.

Fig. 6(a) shows that the hot hole injection into the charge storage layer starts from the seventh input signal pulsing. It is noteworthy that the transition in the device occurs without any change in the bias condition. It depended on the timing scheme only. Fig. 6(b) shows the retention of stored information with N under the read bias condition. The data reading was conducted at $V_D = 0.1 \text{ V}$ which is assumed to be small enough to minimize the interruption of the device field and carrier distributions.




Fig. 6. SFST device operation (a) Simulated trapped charges in the charge storage layer as a function of N , (b) read retention characteristics according to the number of the applied pulses with T_i of 1 μ s.




Fig. 7. Simulated learning characteristics with pulse width of 100 ns (a) trapped charges, (b) read retention characteristics.

In Fig. 6(b), $I_{\text{read}}/I_{\text{initial}}$ is defined as the ratio between the learned state where hot carriers are injected to the charge storage layer and the initial state where there is no carrier injection. When the number of input pulses (N) was no more than 7, the information was lost in several milliseconds. On the other hand, if N was increased above 7, long-term memory was formed and the stored information remained for more than 100 seconds. The flat tails of the upper four curves ($N = 7 \sim 10$) indicate that the information was stored into a long-term memory.

In order to examine the effect of input pulses on the synaptic learning, input pulses with longer width of 100 ns and the same T_i of 1 μ s were applied to the SFST at first. The transition to long-term memory occurred at the third input signal pulsing as shown in Fig. 7(a) and (b). It is earlier than when the pulse width is 50 ns. Understandably, this comes from the fact that more excess holes are generated in a single pulse with longer width compared with shorter one.

In addition, the time response of the SFST to different T_i was also studied in depth. For an input with a shorter interval ($T_i = 0.1 \mu$ s), the transition needed fewer number of input pulses than when $T_i = 1 \mu$ s as shown in Fig. 8(a). This is because the next input for the shorter interval is applied to the SFST while more excess holes are remaining in the floating body. Moreover, for an input




Fig. 8. Simulated learning operations of the SFST according to the number of the applied pulses with T_i of (a) 0.1 μ s, (b) 10 μ s.




Fig. 9. Simple circuit diagram of the neural network.

with a longer interval ($T_i = 10 \mu$ s), hole injection did not occur in spite of the increased N as shown in Fig. 8(b). Furthermore, there was no transition from short-term memory to long-term memory because the hole concentration in the floating body decreases back to the initial value during the increased time interval between pulses, which obviously realizes time-dependent synaptic learning of the biological system through an electronic system.

IV. CONNECTION WITH PRE- AND POST-SYNAPTIC NEURON CIRCUITS AND SPIKE TIMING-DEPENDENT PLASTICITY CHARACTERISTICS

The neuromorphic system composed of the proposed devices and neuron circuits was designed as shown in Fig. 9. The pre-synaptic spikes are applied to V_{G1} and V_D of the SFST devices and the post-synaptic spikes are applied to V_{G2} of the SFST devices. The best part of this design is the fact that the SFST devices are able to




Fig. 10. Timing diagrams of biasing scheme to mimic pre- and post-synaptic spikes with (a) positive, (b) negative Δt .

interact with both pre- and post-synaptic neuron circuits directly. It is much simpler compared with neuromorphic system using the memristor as a synaptic device. This is because the memristor is a two-terminal device and requires enormous switching component to receive signals from post-synaptic neuron circuits [8-10].

STDP characteristics were emulated with time difference (Δt) between pre- and post-synaptic spikes. Spikes with T_i of 1 μs and duration of 0.5 μs were applied to the device ten times. In case of positive Δt , hot hole injection occurs by the same mechanism explained previously since negative V_{G2} is applied while impact ionization rate is high due to large V_D as shown in Fig. 10(a). However, hot electrons generated by the impact ionization begin to enter the charge storage layer with a negative Δt because V_{G2} is positive while large V_D is applied as shown in Fig. 10(b). This is analogous to the depression process in the biological systems. It is noticeable that these contrasting results are obtained by nothing but the spike timing scheme.

Fig. 11 depicts the conductivity of the channel after 10 spikes as a function of Δt . It is confirmed that the obtained STDP characteristics bear great deal of resemblance with those of the biological synapses [15, 16]. Regardless of the polarity of Δt , smaller $|\Delta t|$ substantially increases potential difference between drain and G2, which results in the increase of hot carrier injection rate. For this reason, the $I_{read}/I_{initial}$ shows a large deviation from the unity near $\Delta t = 0$ in Fig. 10.

V. CONCLUSIONS

In this study, a novel Si electronic device realizing the most fundamental synaptic functions of learning and




Fig. 11. Simulated STDP characteristics of the SFST after 10 triangular spikes. The direction of the synaptic change is determined only by Δt .

inference in the biological system has been proposed with a proper set of operation schemes. Floating body effect and hot carrier injection have been used to implement the short- and long-term memories and transition between them with a single Si transistor. The learning process realized by the SFST device was dependent on the frequency of input pulse, in a very similar manner how the real synapse works. By employing an appropriate biasing and timing schemes, STDP characteristics have been successfully emulated by the SFST device. Furthermore, the SFST devices are able to be directly connected with both pre- and post-synaptic neurons circuits owing to two separated gates.

ACKNOWLEDGMENTS

This work was supported by the Brain Korea 21 Plus Project in 2016 and the Center for Integrated Smart Sensors funded by the Ministry of Science, ICT & Future Planning (MSIP) as a Global Frontier Project (CISS-2012M3A6A6054186).

REFERENCES

- [1] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, pp. 80-83, May 2008.
- [2] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.*, vol. 10, pp. 1297-1301, Mar. 2010.

- [3] O. Bichler, W. Zhao, F. Alibart, S. Pleutin, D. Vuillaume, and C. Gamrat, "Functional model of a nanoparticle organic memory transistor for use as a spiking synapse," *IEEE Trans. on Electron Devices*, vol. 57, pp. 3115-3122, Nov. 2010.
- [4] S. Ramakrishnan, P. E. Hasler, and C. Gordon, "Floating gate synapses with spike-time-dependent plasticity," *IEEE Trans. on Biomed. Circuits Syst.*, vol. 5, pp. 244-252, Jun. 2011.
- [5] T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J. K. Gimzewski, and M. Aono, "Short-term plasticity and long-term potentiation mimicked in single inorganic synapses," *Nature Mater.*, vol. 10, pp. 591-595, Nov. 2011.
- [6] Z. Q. Wang, H. Y. Xu, X. H. Li, H. Yu, Y. C. Liu, and X. J. Zhu, "Synaptic learning and memory functions achieved using oxygen ion migration/diffusion in an amorphous InGaZnO memristor," *Adv. Funct. Mater.*, vol. 22, pp. 2759-2765, Jul. 2012.
- [7] J. Shi, S. D. Ha, Y. Zhou, F. Schoofs, and S. Ramanathan, "A correlated nickelate synaptic transistor," *Nat. Commun.*, vol. 4, Oct. 2013.
- [8] S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H.-S. P. Wong, "An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation," *IEEE Trans. on Electron Devices*, vol. 58, pp. 2729-2737, Aug. 2011.
- [9] S. Park, J. Noh, M.-L. Choo, A. M. Sheri, M. Chang, Y.-B. Kim, et al., "Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device," *Nanotechnology*, vol. 24, p. 384009, Sep. 2013.
- [10] M. Chu, B. Kim, S. Park, H. Hwang, M. Jeon, B. H. Lee, et al., "Neuromorphic Hardware System for Visual Pattern Recognition with Memristor Array and CMOS Neuron," *IEEE Trans. on Ind. Electron.*, vol. 62, pp. 2410-2419, Apr. 2015.
- [11] T. Dunwiddie and G. Lynch, "Long-term potentiation and depression of synaptic responses in the rat hippocampus: localization and frequency dependency," *J. Physiol.*, vol. 276, pp. 353-367, Mar. 1978.
- [12] P. Goelet, V. F. Castellucci, S. Schacher, and E. R. Kandel, "The long and the short of long-term memory: A molecular framework," *Nature*, vol. 322, pp. 419-422, Jul. 1986.
- [13] T. V. Bliss and G. L. Collingridge, "A synaptic model of memory: long-term potentiation in the hippocampus," *Nature*, vol. 361, pp. 31-39, Jan. 1993.
- [14] E. R. Kandel, "The molecular biology of memory storage: a dialogue between genes and synapses," *Science*, vol. 294, pp. 1030-1038, Nov. 2001.
- [15] R. C. Froemke and Y. Dan, "Spike-timing-dependent synaptic modification induced by natural spike trains," *Nature*, vol. 416, pp. 433-438, Mar. 2002.
- [16] E. Campanac and D. Debanne, "Spike timing-dependent plasticity: a learning rule for dendritic integration in rat CA1 pyramidal neurons," *J. Physiol.*, vol. 586, pp. 779-793, Feb. 2008.
- [17] N. L. Golding, N. P. Staff, and N. Spruston, "Dendritic spikes as a mechanism for cooperative long-term potentiation," *Nature*, vol. 418, pp. 326-331, Jul. 2002.
- [18] P. J. Sjöström and M. Häusser, "A cooperative switch determines the sign of synaptic plasticity in distal dendrites of neocortical pyramidal neurons," *Neuron*, vol. 51, pp. 227-238, Jul. 2006.
- [19] P. J. Sjöström, E. A. Rancz, A. Roth, and M. Häusser, "Dendritic excitability and synaptic plasticity," *Physiol. Rev.*, vol. 88, pp. 769-840, Apr. 2008.
- [20] H. Kim, J. Park, M.-W. Kwon, J.-H. Lee, and B.-G. Park, "Silicon-based Floating-body Synaptic Transistor with Frequency Dependent Short-and Long-Term Memories," *IEEE Electron Device Lett.*, vol. 37, pp. 249-252, 2016.
- [21] ATLAS User's Manual — Device Simulation Software 2015 Silvaco Inc. Santa Clara CA USA.
- [22] S. Selberherr, "Analysis and simulation of semiconductor devices," *Springer Science & Business Media*, 1984.
- [23] S. Tam, P.-K. Ko, and C. Hu, "Lucky-electron model of channel hot-electron injection in MOSFET's," *IEEE Trans. on Electron Devices*, vol. 31, pp. 1116-1125, Sep. 1984.
- [24] S. Okhonin, M. Nagoga, and P. Fazan, "Principles of transient charge pumping on partially depleted SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 23, pp. 279-281, May 2002.
- [25] H. Jeong, K.-W. Song, I. H. Park, T.-H. Kim, Y. S. Lee, S.-G. Kim, J. Seo, K. Cho, K. Lee, H. Shin, J.

D. Lee, and B.-G. Park, "A new capacitorless 1T DRAM cell: Surrounding gate MOSFET with vertical channel (SGVC cell)," *IEEE Trans. on Nanotechnol.*, vol. 6, pp. 352-357, May 2007.

- [26] T. Tanaka, E. Yoshida, and T. Miyashita, "Scalability study on a capacitorless 1T-DRAM: from single-gate PD-SOI to double-gate FinDRAM," in *IEEE Intl. Electron Devices Meeting Tech. Dig.*, pp. 919-922, 2004.




Hyungjin Kim received the B.S. and M.S. degrees in 2010 and 2012 from Seoul National University, Seoul, Korea, where he is currently working toward the Ph.D. degree in electrical engineering. His research interests

include nanoscale silicon devices, tunnel field-effect transistor (TFET), neuromorphic systems and synapse-like devices.



Seongjae Cho received the B.S. and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 2004 and 2010, respectively. He is currently working as an Assistant

Professor at the Department of Electronic Engineering and at the Department of IT Convergence Engineering, Gachon University, Seongnam-si, Korea. His research interests include nanoscale CMOS devices, emerging technologies, optical devices, and CMOS-photonics integrated circuits.



Min-Chul Sun received the B.S. and M.S. degrees in chemical engineering from Yonsei University and Korea Advanced Institute of Science and Technology in 1996 and 2001, respectively, and his Ph.D. degree in electrical engineering from Seoul

National University in 2013. He is currently with the Semiconductor Business Group of Samsung Electronics as a principal engineer.



Jungjin Park received the B.S. degree in electrical engineering from Seoul National University in 2010. He is currently working toward Ph.D. degree in the department of electrical and computer engineering, Seoul National University, Seoul, Korea.



Sungmin Hwang received the B.S. degree from Hanyang University in 2014. He is currently working toward Ph.D. degree in the department of electrical engineering, Seoul National University, Seoul, Korea. His research interests include nanoscale

silicon devices, and neuromorphic systems.



Byung-Gook Park received his B.S. and M.S. degrees in electronics engineering from Seoul National University (SNU) in 1982 and 1984, respectively, and his Ph.D. degree in electrical engineering from Stanford University in 1990. From 1990 to

1993, he worked at the AT&T Bell Laboratories, where he contributed to the development of 0.1 micron CMOS and its characterization. From 1993 to 1994, he was with Texas Instruments, developing 0.25 micron CMOS. In 1994, he joined SNU as an assistant professor in the School of Electrical Engineering (SoEE), where he is currently a professor. His current research interests include the design and fabrication of nanoscale CMOS, flash memories, silicon quantum devices and organic thin film transistors.