A Recessed-channel Tunnel Field-Effect Transistor (RTFET) with the Asymmetric Source and Drain

Hui Tae Kwon¹, Sang Wan Kim², Won Joo Lee¹, Dae Hoon Wee¹, and Yoon Kim^{1,*}

Abstract—Tunnel field-effect transistor (TFET) is a promising candidate for the next-generation electron device. However, technical issues remain for their practical application: poor current drivability, shortchannel effect and ambipolar behavior. We propose herein a novel recessed-channel TFET (RTFET) with the asymmetric source and drain. The specific design parameters are determined by technology computeraided design (TCAD) simulation for high on-current and low S. The designed RTFET provides ~446× higher on-current than a conventional planar TFET. And, its average value of the S is 63 mV/dec.

Index Terms—Tunnel filed-effect transistor (TFET), ambipolar, recessed-channel TFET

I. INTRODUCTION

Tunnel field-effect transistor (TFET) has been regarded as a promising candidate for future eneryefficient device because it can achieve steep subthreshold swing (S) [1-4]. However, there are several impediments for its commercialization: relatively low on-current (I_{on}) due to its limited band-to-band tunneling (BTBT) junction area defined by shallow inversion layer, unwanted ambipolar leakage current (I_{amb}) due to BTBT at drain junction [5] and short-channel effect (SCE) such as drain-induced barrier thinning (DIBT) [6] and source-

² Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720-1770 USA E-mail : yoonkim@pusan.ac.kr to-drain direct tunneling. During last decade, several studies have been carried out to address those technical issues, especially for high on-off current ratio (I_{on} / I_{off}) [3, 7-9]. Among them, the device structure, which feature BTBT perpendicular to the channel direction, are very attractive in terms of high I_{on} and low *S* becuase their BTBT junction area (A_t) and barrier width (W_t) are defined by geometrical design parameters [3, 9]. On the other hand, the recessed-channel structure is very helpful to address SCE with the help of increased physical channel length.

In this manuscript, we propose a recessed-channl TFET (RTFET) with the asymmetric source / drain to improve I_{on} / I_{off} . It has a seletive epitaxial-silicon (Si) layer to obatain small W_t and a recessed channel to suppress SCE. Its large gate-to-source overlap (i.e., large A_t) can increase the I_{on} , where non-overlapped gate-to-drain can reduce I_{amb} effectively. The characteristics of proposed device are examined by technology computer-aided design (TCAD) simulation, Atlas Silvaco V5.19.20. The nonlocal BTBT model is enabled in order to account tunneling mechanism based on Wentzel-Kramer-Brillouin approximation.

II. DEVICE STRUCTURE AND PROCESS

The structure of RTFET with the asymmetric source / drain is depicted in Fig. 1. It features epitaxial-Si layers between the source and gate dielectric and recessed channel to reduce SCE. In addition, source / drain doping profiles are different to each other based on a particular purpose (will be discussed). Fig. 2 shows a comparison of transfer characteristics between RTFET and planar TFET.

Manuscript received Jan. 28, 2016; accepted May. 10, 2016 ¹ Department of Nanoenergy Engineering, College of Nanoscience and Nanotechnology, Pusan National University, Busan 42641, Republic of Korea



Fig. 1. Schematic diagram of RTFET with asymmetric source / drain.



Fig. 2. Transfer characteristics of planar TFET and RTFET. The equivalent oxide thickness (EOT) for gate dielectric and source / drain doping concentrations are 2 nm and 1×10^{20} / 5×10^{19} cm⁻³, respectively.

Table 1. Parameters of the baseline of designed device

Metal gate work-function	4.6 eV
Physical gate length (L_g)	20 nm
EOT of gate dielectric	2 nm
Recess depth of gate (D_g) in RTFET	50 nm
Junction Depth in planar TFET	20 nm
Depth of source junction (D_s) in RTFET	20 nm
Depth of drain junction (D_d) in RTFET	0 nm
Thickness of epitaxial Si (L_t) in RTFET	5 nm
N-type source doping concentration	1×10 ²⁰ cm ⁻³
P-type drain doping concentration	$5 \times 10^{19} \text{cm}^{-3}$
Body doping concentration	$1 \times 10^{15} \text{cm}^{-3}$
Epitaxial Si doping concentration in RTFET	$1 \times 10^{15} \text{cm}^{-3}$

Key parameters of devices for simulation are summarized in Table 1. A turn-on voltage ($V_{turn-on}$) is defined as gate voltage (V_g) when drain current (I_D) is



Fig. 3. (a) Conceptual energy band diagram of RTFET from source to gate, (b) Two-dimensional contour plot of electron BTBT rate for RTFET.

 10^{-14} A/µm. An average S (S_{avg}) indicates a reciprocal of mean ratio of change in the log(I_D)- V_g curve when I_D increases from 10^{-14} A/µm to 10^{-9} A/µm. Lastly, I_{on} is extracted for $V_g = V_{turn-on} + 0.7$ V.

As indicated in Fig. 2, RTFET has two distinct advantages over planar TFET. First, the S_{avg} of RTFET is far smaller than that of planar TFET. In the case of RTFET, maximum W_t is fixed by epitaxial-Si thickness (L_t) . As depicted in Fig. 3(a), the BTBT is not occurred until the conduction band edge (E_C) at the interface of epitaxial Si / gate dielectric is aligned with the valence band edge (E_V) at the source [3]. Consequently, RTFET has higher BTBT probability at $V_{turn-on}$, resulting in more abrupt on / off transition than planar TFET.

Second, RTFET shows ~446× higher I_{on} than planar TFET. The BTBT of planar TFET occurs through the thin inversion layer. On the other hand, in the case of RTFET, the tunneling occurs through the epitaxial Si



Fig. 4. Key process flow of the proposed RTFET with the asymmetric source and drain.

layer at the source / gate overwrapped region as shown in Fig. 3(b). Therefore, in order to achieve excellent current drivability, A_t can be increased by increasing source junction depth.

Fig. 4 shows cross-sectional illustration of process flow for RTFET with the asymmetric source / drain. (a) First, deep source and shallow drain regions are formed by sequential ion implantations. (b) It is subsequently etched to from recessed-channel region (i.e., trench) with the help of hard-mask layers followed by (c) epitaxial-Si layer growth in low temperature to suppress dopants diffusion from the source to epitaxial-Si region. An abrupt tunnel junction is achievable by using epitaxial-Si layer. (d) Gate dielectric and gate material are deposited. (e) After etch-back process to adjust gate depth (D_g) , (f) conventional back-end processes are performed for contact metal lines.

III. DEVICE CHARACTERISTICS STUDY

From now on, the effects of various device parameters such as L_t , depth of source junction (D_s) , depth of drain junction (D_d) and D_g on electrical characteristics of RTFET are discussed. The default parameters used in this study are listed in Table 1, while drain voltage (V_d) is fixed at 1.0 V.

First, the dependency of device performance on the L_t has been simulated. Fig. 5(a) and (b) shows transfer curves and S_{avg} as a function of L_t , respectively. As L_t



Fig. 5. (a) Transfer curves, (b) S_{avg} with the variation of L_t .

increases from 3 to 9 nm, $V_{turn-on}$ decreases and S_{avg} increases. In the case of large L_t , even if the E_V of the source is aligned with the E_C of epitaxial-Si at gate dielectric interface, W_t is still large. In other words, BTBT current is not high enough to turn on the device and just remains to leakage current (i.e., $I_D < 10^{-8}$ $\mu A/\mu m$) [2]. A smaller L_t is preferred for the lower S_{avg} . Because there is a trade-off in terms of $V_{turn-on}$ increase as L_t decreases, it is concluded that optimum L_t is 5 nm for RTFET.

Second, the influences of D_s and D_d are investigated. Fig. 6 shows the current drivability depending on D_s . The I_{on} is linearly increased as D_s increase. As D_s changes from 10 to 40 nm, I_{on} is increased from 0.7 to 32.7 μ A/ μ m. It is mainly attributed to the lower tunneling resistance with the help of the wider A_t [2]. Fig. 7 shows transfer curves with the various D_d . The D_d has no influence on I_{on} and $V_{turn-on}$ which are dominated by BTBT at the source junction. On the other hand, the change of D_d significantly impacts on the I_{off} with negative gate voltage. Fig. 7 (b) shows the effect of D_d



Fig. 6. Transfer characteristics with the variation of $D_{\rm s}$.



Fig. 7. (a) Transfer characteristics, (b) two-dimensional contour plots of BTBT rates at drain junction for $V_g = -1.5$ V depending on the D_d .

on the BTBT at drain junction, i.e., ambipolar behavior. As the D_d increase, the gate-to-drain overlapped region is increased, resulting in I_{amb} increase. As a result, a RTFET



Fig. 8. Transfer curves with the variation of D_{g} .

with shallow or underlapped drain junction is required. In other words, an asymmetric source and drain profile is necessary to achieve both high I_{on} and low I_{off} .

Third, the dependency of device characteristic on the $D_{\rm g}$ has been studied. The $D_{\rm g}$ impacts neither the subthreshold characteristic nor $I_{\rm on}$ as indicated in Fig. 8. The recessed channel shields the electric field from the drain to prevent it from influencing tunneling barrier near the source region. As a result, the proposed RTFET has the stable subthreshold characteristic. Also, since $I_{\rm D}$ of TFETs is dominated by tunneling resistance at source junction which is generally much larger than channel resistance as is well known, the change of channel length seldom effect on the $I_{\rm on}$ [reference]. Therefore, even if recess depth of gate increases by extending source-gate overlapped region, the current drivability can be successfully boosted without the area penalty.

V. SUMMARY

In this work, we proposed a new design of recessedchannel tunnel FET with asymmetric source and drain. Using epitaxial silicon layer along with recessed-channel, it features lower subthreshold swing than planar TFET due to the small fixed-tunneling distance. The effects of various device parameters have been investigated by simulation study. Deep source junction profile can increase the on-current without a penalty of area. Also, we can effectively suppress a leakage current from ambipolar behavior by non-overwrapped gate-to-drain junction profile. Therefore, it is expected that an RTFET having asymmetric source and drain will be one of the most promising candidate for a next-generation transistor.

ACKNOWLEDGMENTS

This work was supported by Pusan National University Research Grant, 2015.

REFERENCES

- [1] Q. Huang et al, "Comprehensive performance reassessment of TFETs with a novel design by gate and source engineering from device/circuit perspective," *Proc. IEDM*, 2014, pp. 13.3.1–13.3.4.
- [2] Sang Wan Kim, Woo Young Choi, Min-Chul Sun, Hyun Woo Kim, and Byung-Gook Park, "Design Guideline of Si-Based L-shaped Tunneling Field-Effect Transistors", *Jpn. J. Appl. Phys.*, vol. 51, no. 6S, 06FE09-1-06FE09-4, 2012.
- [3] Sang Wan Kim, Jang Hyun Kim, Tsu-Jae King Liu, Woo Young Choi, and Byung-Gook Park, "Demonstration of L-shaped Tunnel Field-Effect Transistors", *Electron Devices, IEEE Transactions* on, Vol. PP, Issue 99., 2015.
- [4] Woo Young Choi, Byung-Gook Park, Jong Duk Lee, and Tsu-Jae King Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (S) less than 60 mV/dec," *Electron Device Letters, IEEE*, vol. 28, no. 8, pp. 743–745, Aug. 2007.
- [5] Rakhi Narang, Manoj Saxena, R. S. Gupta, and Mridula Gupta, "Assessment of Ambipolar Behavior of a Tunnel FET and Influence of Structural Modifications", J. Semicond. Technol. Sci., Vol. 12, No. 4, pp. 482-489, Dec., 2012.
- [6] A. Chattopadhyay and A. Mallik, "Impact of a spaer dielectric and gate overlap/underlap on the device performance of a tunnel field-effect transistor," *Electron Devices, IEEE Transactions* on, Vol. 58, No. 3, pp. 677-683, Mar. 2011.
- [7] S. Takagi, M. Kim, M. Noguchi, S.-M. Ji, K. Nishi, and M. Takenaka, "III-V and Ge/strained SOI tunneling FET technologies for low power LSIs," *VLSI Tech. Dig.*, 2015, pp. 22–23.
- [8] G. Dewey et al, "Fabrication, characterization, and physics of III–V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing," *Proc. IEDM*, 2011, pp. 33.6.1–33.6.4.
- [9] Y. Morita et al, "Synthetic electric field tunnel FETs: Drain current multiplication demonstrated

by wrapped gate electrode around ultrathin epitaxial channel," *VLSI Tech. Dig.*, 2013, pp. T236–T237.



Hui Tae Kwon was born in Busan, Korea in 1991. He is currently working toward the B.S. Degree in Department of Nanomaterials Engineering, Pusan National University, Busan, Korea.



Sang Wan Kim was born in Daegu, Korea, in 1983. He received B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 2006, 2008, and 2014, respectively. Dr. Kim has joined the University of

California at Berkeley, Berkely, CA, USA, in 2014, as a Post-Doctoral Fellow.



Won Joo Lee was born in Busan, Korea in 1991. He is currently working toward the B.S. Degree in Department of Nanomaterials Engineering, Pusan National University, Busan, Korea.



Dae Hoon Wee was born in Busan, Korea in 1991. He is currently working toward the B.S. Degree in Department of Nanomaterials Engineering, Pusan National University, Busan, Korea.



Yoon Kim was born in JinJu, Korea in 1982. He received the B.S. (*cum laude*) and Ph. D. degreess in electrical engineering from Seoul National University, Seoul, Korea, in 2006 and 2012, respectively. He had worked as a semiconductor process

education assistant at Inter-university Semiconductor Research Center (ISRC) in Seoul National University from 2007 to 2012. From 2012 to 2015, he was a Senior Engineer with Samsung Electronics Company, Flash Design Team. In 2015, he joined Pusan National University as an assistant professor in the College of Nanoscience and Nanotechnology. His main research interests in advanced nano devices such as transistor, nonvolatile memory, and energy devices. Prof. Kim is a Member of the Institute of Electronics Engineers (IEEE) and of the Institute of Electronics Engineers of Korea (IEEK). He received Bronze Prize at the IEEE Student Paper Contest held by IEEE Seoul Section, in Seoul, December 2008. He is listed in *Who's Who in the World*.