DOI QR코드

DOI QR Code

Practical Silicon-Surface-Protection Method using Metal Layer

  • Yi, Kyungsuk (CIST (Center for Information Security Technologies) Korea University) ;
  • Park, Minsu (CIST (Center for Information Security Technologies) Korea University) ;
  • Kim, Seungjoo (CIST (Center for Information Security Technologies) Korea University)
  • 투고 : 2015.10.21
  • 심사 : 2016.03.14
  • 발행 : 2016.08.30

초록

The reversal of a silicon chip to find out its security structure is common and possible at the present time. Thanks to reversing, it is possible to use a probing attack to obtain useful information such as personal information or a cryptographic key. For this reason, security-related blocks such as DES (Data Encryption Standard), AES (Advanced Encryption Standard), and RSA (Rivest Shamir Adleman) engines should be located in the lower layer of the chip to guard against a probing attack; in this regard, the addition of a silicon-surface-protection layer onto the chip surface is a crucial protective measure. But, for manufacturers, the implementation of an additional silicon layer is burdensome, because the addition of just one layer to a chip significantly increases the overall production cost; furthermore, the chip size is increased due to the bulk of the secure logic part and routing area of the silicon protection layer. To resolve this issue, this paper proposes a practical silicon-surface-protection method using a metal layer that increases the security level of the chip while minimizing its size and cost. The proposed method uses a shift register for the alternation and variation of the metal-layer data, and the inter-connection area is removed to minimize the size and cost of the chip in a more extensive manner than related methods.

키워드

참고문헌

  1. Wolfgang Rankl and Wolfgang Effing, SmartCard Handbook 3rd Edition, ISBN: 0-470-85668-8
  2. Christopher Tarnovsky. ST19XL18P - K5F0A Teardown, May, 2012 http://www.flylogic.net/blog/?m=201205
  3. Sebastien Briais, Stephane Caron, Jean-Michel Cioranesco, Jean-Luc Danger, Sylvain Guilley, Jacques Henri Jourdan, Arthur Milchior, David Naccache, and Thibault Porteboeuf. 3D Hardware Canaries. In CHES, Lecture Notes in Computer Science. Springer, September 9-12 2012. Leuven, Belgium. Full version in ePrint Archive, Report 2012/324 (http://eprint.iacr.org/2012/324/).
  4. Christopher Tarnovsky. Black Hat DC 2010: Hacking the Smartcard Chip. Online video: http://www.youtube.com/watch?v=Qk73ye2_g4o
  5. Sebastien Briais, Jean-Michel Cioranesco, Jean-Luc Danger, Sylvain Guilley, David Naccache, Thibault Porteboeuf, "Random Active Shield" 2012 Workshop on Fault Diagnosis and Tolerance in Cryptography(FDTC), 09 September 2012, ISBN: 978-1-4673-2900-2
  6. Christopher Tarnovsky. Infineon / ST Mesh Comparison, February 14th 2010. http://www.flylogic.net/blog/?p=86
  7. Peter Laackmann and Hans Taddiken. Apparatus for protecting an integrated circuit formed in a substrate and method for protecting the circuit against reverse engineering, February 19 2003. United States Patent number 6,798,234
  8. Oliver Kommerling, Markus Kuhn, "Design Principles for Tamper-Resistant Smartcard Processors". http://static.usenix.org/events/smartcard99/full_papers/kommerling/kommerling_html/
  9. Common Criteria for Information Technology Security Evaluation (ISO/IEC 15408). Website: http://www.commoncriteriaportal.org/.
  10. Neil H.E. Weste and David Harris. CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley, 2004. 3rd edition (May 11, 2004)..
  11. Randy Torrance and Dick James. The State-of-the-Art in IC Reverse Engineering. In CHES'2009, http://www.iacr.org/archive/ches2009/57470361/57470361.pdf
  12. Sheshadri, Vijay Benakanakere. UPSET TRENDS IN FLIP-FLOP DESIGNS AT DEEP. Diss. Vanderbilt University, 2010. http://etd.library.vanderbilt.edu/available/etd-09062010-120803/unrestricted/benakanakeresheshadri.pdf
  13. BAI, Peng, et al. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and $0.57{\mu}m^2$ SRAM cell. In: Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International. IEEE, 2004. p. 657-660.