References
-
C-H. Chan, et Al., "A 5.5mW 6b 5GS/S 4
$\times$ lnterleaved 3b/cycle SAR ADC in 65nm CMOS," ISSCC Dig. Tech. Papers, pp. 1-3, Feb. 2015. - E. Alpman, et Al., "A 1.1V 50 mW 2.5 GS/s 7 b time-interleaved C-2C SAR ADC in 45 nmLP digital CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 65-77, 2009.
- C.-H. Chan, et Al., "A 3.8mW 8 b 1 GS/s 2 b/cycle interleaving SAR ADC with compact DAC structure," in Dig. Symp. VLSI Circuits, pp. 86-87, 2012.
- D. Stepanovic, et Al., "A 2.8 GS/s 44.6 mW timeinterleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS," in Dig. Symp. VLSI Circuits, pp. 84-85, 2012.
- J.-I. Kim, et Al., "A 6-b 4.1GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1429-1441, Jun. 2013 https://doi.org/10.1109/JSSC.2013.2252516
- Y. -S Shu, "A 6b 3GS/s 11mW Fully Dynamic ADC in 40nm CMOS with Reduced Number of comparators," Symp. VLSI Circuits, pp. 26-27, Jun. 2012.
- J.-I. Kim, et Al., "A 65 nm CMOS 7b 2 GS/s 20.7mW Flash ADC With Cascaded Latch Interpolation," IEEE J. Solid-State Circuits, vol. 50, no.10, pp. 2319-2330, Oct. 2015. https://doi.org/10.1109/JSSC.2015.2460371
- J. Liu, et Al., "A 89fJ-FOM 6-bit 3.4GS/s flash ADC with 4x time-domain interpolation, IEEE Asian Solid State Circuits Conf. (A-SSCC), pp. 1-4, Nov. 2015.
- Kinniment D. J, et Al, "Synchronization circuit performance," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 202-209, Feb. 2002. https://doi.org/10.1109/4.982426
- V. H. -C. Chen et Al., "An 8.5mW 5GS/s 6b Flash ADC with Dynamic Offset Calibration in 32nm CMOS SOI," Symp. VLSI Circuits, pp. 264-265, Jun. 2013.
- Miyahara, M., et Al., "22.6 A 2.2GS/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers", ISSCC Dig. Tech. Papers, pp. 399-389, Feb. 2014.
- K. Deguchi., et Al., "A 6-bit 3.5GS/s 0.9-V 98-mW flash ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 10, pp. 2303-2310, Oct. 2008. https://doi.org/10.1109/JSSC.2008.2004326
- B.Wicht., et Al., "Yield and speed optimization of a latch-type voltage sense amplifier," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1148-1158, Jul. 2004. https://doi.org/10.1109/JSSC.2004.829399
- C-H. Chan, et Al., "A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 48, nol. 9, pp 2154, 2169, Sep. 2013
- B. Murmann, "ADC Performance Survey 1997-2015," [Online]. Available: http://web.stanford.edu/-murmann/adcsurvey.html.