References
- L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002. https://doi.org/10.1109/2.976921
- W. Y. Jang, D. Ding, and D. Z. Pan, "A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 3, pp. 420-432, Sept. 2011. https://doi.org/10.1109/JETCAS.2011.2165756
- C,-L. Li, J. H. Lee, J.-S. Yang, and T. H. Han, "Communication-aware custom topology generation for VFI network-on-chip," IEICE Electronics Express, vol. 11, no. 18, pp. 1-8, Sept. 2014.
- U. Ogras, R. Marculescr, D. Marculescu, and E. Jung, "Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip," IEEE Trans. Very Large Scale Integration System, vol. 17, no. 3, pp. 330-341, March 2009. https://doi.org/10.1109/TVLSI.2008.2011229
- S. Herbert, S. Garg, and D. Marculescu, "Exploiting Process Variability in Voltage/Frequency Control," IEEE Trans. Very Large Scale Integration Systems, vol. 20, no. 8, pp. 1392-1404, Aug. 2009.
- A. DeOrio, D. Fick, V. Bertacco, and D. Sylvester, "A Reliable Routing Architecture and Algorithm for NoCs," IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 31, no. 5, pp. 726-739, May 2012. https://doi.org/10.1109/TCAD.2011.2181509
- J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L. S. Peh, "Research Challenges for On-Chip Interconnection Networks," IEEE Micro, vol.27, no. 5, pp. 96-108, Sept.-Oct. 2007. https://doi.org/10.1109/MM.2007.4378787
- L. E. Bechtold, D. Redman, and B. Tawfellos, "Semiconductor Reliability Using Random and Wearout Failure Models," in Proc. of 2014 Annual Reliability and Maintainability Symp. (RAMS), pp. 1-6, Colorado Springs, CO, USA, Jan. 2014.
- D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, "A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs," in Proc. of Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 21-26, Nice, France, April 2009.
- T. Schonwald, J. Zimmermann, O. Bringmann, and W. Rosenstiel, "Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures," in Proc. of 10th Euromicro Conf. Digital System Design Architectures, Methods and Tools (DSD), pp. 527-534, Lubeck, Germany, Aug. 2007.
- E. Wachter, A. Erichsen, A. Amory, and F. Moraes, "Topology-Agnostic Fault-Tolerant NoC Routing Method," in Proc. of Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 1595-1600, Grenoble, France, March 2013.
- M. Ebrahimi, M. Daneshtalab, J. Plosila, and F. Mehdipour, "MD: Minimal path-based Fault-Tolerant Routing in On-Chip Networks," in Proc. of 18th Asia and South Pacific Design Automation Conf. (ASP-DAC), pp. 35-40, Yokohama, Japan, Jan. 2013.
- D. Lee, R. Parikh, and V. Bertacco, "Brisk and Limited-Impact NoC Routing Reconfiguration," in Proc. of Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 1-6, Dresden, Germany, March 2014.
- M. Balboni, J. Flich, and D. Bertozzi, "Synergistic Use of Multiple On-Chip Networks for Ultra-Low Latency and Scalable Distributed Routing Reconfiguration," in Proc. of Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 806-811, Grenoble, France, March 2015.
- R. Bishnoi, V. Laxmi, M. S. Gaur, and J. Flich, "d2-LBDR: Distance-Driven Routing to Handle Permanent Failures in 2D Mesh NoCs," in Proc. of Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 800-805, Grenoble, France, March 2015.
- A. B. Kahng, B. Li, L. S. Peh, and K. Samadi, "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration," in Proc. of Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 423-428, Nice, France, April 2009.
- W. Liu, J. Xu, X. Wu, Y. Ye, X. Wang, W. Zhang, M. Nikdast, and Z. Wang, "A NoC Traffic Suite Based on Real Applications," in Proc. of IEEE Computer Society Annual Symp. VLSI (ISVLSI), pp. 66-71, Chennai, India, July 2011.
- Robert Mullins, Andrew West, and Simon Moore, "Low-Latency Virtual-Channel Routers for On-Chip Networks," in Proc. of the 31st annual International Symposium on Computer Architecture (ISCA), pp. 188-197, May 2004.
- Y. C. Chang, C. T. Chiu, S. Y. Lin, and C. K. Liu, "On the Design and Analysis of Fault Tolerant NoC Architecture Using Spare Routers," in Proc. of 16th Asia and South Pacific Design Automation Conf. (ASP-DAC), pp. 431-436, Yokohama, Japan, Jan. 2011.
- A. Prodromou, A. Panteli, C. Nicopoulos, and Y. Sazeides, "NoCAlert: An On-Line and RealTime Fault Detection Mechanism for Networkon-Chip Architectures," in Proc. of 45th Anuual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 60-71, Vancouver, Canada, Dec. 2012.
- Y. J. Yoon, N. Concer, M. Petracca, and L. Carloni, "Virtual Channels vs. Multiple Physical Networks: a Comparative Analysis," In Design Automation Conf. (DAC), pp. 162-165, Anaheim, USA, June 2010.
- "The Nangate Open Cell Library, 45nm FreePDK", available online at https://projects.si2.org/open eda.si2.org/projects/nangatelib/.