The Journal of Korea Institute of Information, Electronics, and Communication Technology (한국정보전자통신기술학회논문지)

Korea Information Electronic Communication Technology (한국정보전자통신기술학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a DC-DC Converter for CMOS Image Sensors in Bio-sensor Chips

바이오센서용 CMOS 이미지 센서를 위한 DC-DC Converter 설계

  • Park, Heon (Department of Electronic Engineering, Changwon National University) ;
  • Ha, Pan-Bong (Department of Electronic Engineering, Changwon National University) ;
  • Kim, Young-Hee (Department of Electronic Engineering, Changwon National University)
  • Received : 2016.11.23
  • Accepted : 2016.12.07
  • Published : 2016.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

A DC-DC converter for CMOS image sensors in bio-sensor chips is proposed. The DC-DC converter generates a PCP voltage, that is an on voltage of a pixel, and an NCP voltage, that is an off voltage of a pixel. The PCP voltage with a ripple voltage of within 1.33V is obtained from a positive charge pump of VPP (=5V) with a ripple voltage of 45.35 by using a regulator. Also, the NCP voltage with a ripple voltage of 0.05mV is obtained from a negative charge pump of VNN (=-2V) with a ripple voltage of 62.8 by using a regulator.

본 논문은 바이오센서 칩에 사용하기 위해 3.3V CMOS 이미지 센서용 DC-DC 변환기 회로를 제안하였다. DC-DC 변환기 회로는 픽셀의 ON 전압인 PCP 전압과 OFF 전압인 NCP 전압으로 사용된다. 제안된 PCP 회로는 리플 전압이 45.35mV인 VPP (=5V) 양전하펌프 전압을 전압 레귤레이터를 이용하여 리플전압이 1.33mV 이내인 PCP 전압을 얻었다. 그리고 제안된 NCP 회로는 리플 전압이 62.8mV VNN (=-2V) 음전하펌프 전압을 전압 레귤레이터를 이용하여 리플전압을 0.05mV 이내로 설계하였다.

Keywords

References

  1. https://ko.wikipedia.org/wiki.
  2. http://www.semi.org/ko/node/13671.
  3. www.mdpi.com/1996-1944/4/1/84/pdf.
  4. S. H. Yu "A study on the improvement of dynamic range in low-voltage CMOS image sensor", Ph. D. Dissertation, Changwon National University Electronic Engineering, Dec. 2003
  5. J. H. Jang et al. ,"Design of a DC-DC converter for intra-oral CMOS x-ray image sensor", J, Korea Inst. Inf. Commun. Eng., vol. 16, no. 10, pp. 2237-2246, Dec. 2012. https://doi.org/10.6109/jkiice.2012.16.10.2237
  6. K. I. Kim et al., "Design of logic process based 256bit EEPROM IP for RFID Tag Chips and Its measurements", Journal of KIMIC, vol. 14, no. 8, pp. 1868-1876, Aug. 2010.
  7. D. Y. Cui et al., "Design of a 64b Multi-Time Programmable Memory IP for PMICs", Journal of KIMIC, vol. 9, no. 4, pp. 419-427, Aug. 2016.