International Journal of Advanced Culture Technology

The International Promotion Agency of Culture Technology (국제문화기술진흥원)
권호 표지
DOI QR코드

DOI QR Code

The parallelization of binarization using a GP-GPU

  • Han, Seong Hyeon (Department of Computer Engineering, Seoekyeong University) ;
  • Yoo, Suk Won (Department of Computer Science, Seokyeong University)
  • Received : 2016.11.17
  • Accepted : 2016.12.05
  • Published : 2016.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose the optimized binarization in the GP-GPU. Because the binarinztion is esily paralledlized, we propose two ways of binary operations that utilize GP-GPU. The first method was to divide data load, subtraction and conversion, data store. The second method was processed collectibely. The second method was 2.52 times faster than the first method. After synthesizing the GP-GPU to the FPGA, the GP-GPU on the binarization were compared with the binarization on the ODROID XU. The binarization on the GP-GPU was 1.89 times faster than the binarization on the ODROID XU.

Keywords

References

  1. DoHyun Kim, ChiYong Kim, Design of a SIMT architecture GP-GPU using Tile based on graphic pipeline structure, Jourtnal of IKEEE. (2016), Vol.20, No.1, pp.75-81 https://doi.org/10.7471/ikeee.2016.20.1.075
  2. YunSeop Hwang, HeeKyeong Jeon, Kwanho Lee, Kwangyeob Lee, Implementation of the SIMT based image signal processor for the image processing, Jourtnal of IKEEE. (2016), Vol.20, No.1, pp.89-93 https://doi.org/10.7471/ikeee.2016.20.1.089
  3. Seon-gye Hwang, Image processing by Visual C++, Hanbit Media, Seoul (2011), Vol. 11, pp.601-602
  4. Seon-gye Hwang, Image processing by Visual C++, Hanbit Media, Seoul (2011), Vol. 13, pp.640-643
  5. https://sourceforge.net/projects/test-drive/,
  6. http://www.xilinx.com/support/download.html
  7. http://www.xilinx.com/products/silicon-devices/fpga/virtex-7.html#productTable)
  8. http://www.hardkernel.com/main/products/prdt_info.php?g_code=G137510300620