International Journal of Advanced Culture Technology

The International Promotion Agency of Culture Technology (국제문화기술진흥원)
권호 표지
DOI QR코드

DOI QR Code

Hardware design and control method for controlling an input clock frequency in the application

  • Lee, Kwanho (Dept. Electronics and Computer Engineering, Seokyeong Univ.) ;
  • Lee, Jooyoung (Dept. Electronics and Computer Engineering, Seokyeong Univ.)
  • Received : 2016.10.29
  • Accepted : 2016.11.21
  • Published : 2016.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, the method of controlling the clock that is inputted on the hardware from the application, and the hardware design method are to be proposed. When the hardware is synthesized to the Field Programmable Gate Array(FPGA), the input clock is fixed, and when the input clock is changed, the synthesis process must be passed again to require more time. To solve this problem, the Mixed-Mode Clock Manager(MMCM) module is mounted to control the MMCM module from the application. The controlled MMCM module controls the input clock of the module. The experiment was process the Neural Network algorithm in the x86 CPU and SIMT based processor mounted the FPGA. The results of the experiment, SIMT-based processors, the time that is processed at a frequency of 50MHz was 77ms, 100MHz was 34ms. There was no additional synthesis time due to a change of the clock frequency.

Keywords

References

  1. Marcel Gort, Jason Anderson, "Design re-use for compile time reduction in FPGA high-level synthesis flows," Field-Programmable Technology(FPT), 2014 International Conference on, (2014) December 10-12; Shanghai, China
  2. http://www.xilinx.com/products/intellectual-property/mmcm_module.html#overview
  3. Sang-Bong Park, Jeong-Hwa Heo, "A Study on the design and implementation of serial communication using only one pin," The Journal of Convergence on Culture Technology(JCCT), Vol.1, No.3, pp.83-85, Aug 2015 https://doi.org/10.17703/JCCT.2015.1.3.83
  4. https://msdn.microsoft.com/en-us/library/windows/hardware/ff565698(v=vs.85).aspx.
  5. Yu Jiang, Hehua Zhang, Heafeng Zhang, Han Liu, Xiaoyu Song, Ming Gu, Jiaguang Sun, "Design of Mixed Synchronous/Asynchronous Systems with Multiple Clocks," IEEE Transactions on Parallel and Distributed Systems, Vol. 26, No. 8, Aug 2015.
  6. http://www.nvidia.com/content/pdf/fermi_white_papers/nvidia_fermi_compute_architecture_whitepaper.pdf