참고문헌
- W. S. Zhao, et al. "Design considerations and strategies for high-reliable STT-MRAM", Microelectronics Reliability, Vol. 51, No. 9-11, pp. 1454-1458, Sep.-Nov. 2011. https://doi.org/10.1016/j.microrel.2011.07.001
- B. F. Cockburn "The emergence of high-density semiconductor-compatible spintronic memory", Proc. Inter. Conf. on MEMS, NANO and Smart Systems, pp. 321-326, Jul. 2003.
- K. Chun, et al. "A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high density cache memory", IEEE J. Solid-State Circuits, Vol. 48, No. 2, pp. 598-610, Feb. 2013. https://doi.org/10.1109/JSSC.2012.2224256
- H. Yu, et al. "Cycling endurance optimization scheme for 1Mb STT-MRAM in 40nm technology", Inter. Solid-State Circuits Conf. (ISSCC) 2013, pp. 224-225, Feb. 17-21, 2013.
- T. Ohsawa, et al. "A 1.5nsec/2.1nsec random read/write cycle 1Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile ememories", Symp. VLSI Technology 2013. 11-13, pp. C110-C111, June. 2013.
- D. Halupka, et al. "Negative-resistance read and write schemes for STT-MRAM in 0.13um CMOS", Inter. Solid-State Circuits Conf. (ISSCC) 2010, pp. 256-257, Feb. 7-11, 2010.
- Y. Lakys, et al. "Self-enabled "error-free" switching circuit for spin transfer torque MRAM and logic", IEEE Trans. Magnetics, Vol. 48, No. 9, pp. 2403-2406, Sep. 2012. https://doi.org/10.1109/TMAG.2012.2194790
- Z. Li, et al. "Thermally assisted magnetization reversal in the presence of a spin-transfer torque", Physical Review B, Vol. 69, 134416, Apr., 2004. https://doi.org/10.1103/PhysRevB.69.134416
- K. Ono, et al. "A disturbance-free read scheme and a compact stochastic-spin-dynamics-based MTJ circuit model for Gb-scale SPRAM", IEEE Inter. Electron Devices Meeting (IEDM) 2009, pp. 1-4, Dec., 2009.
- T. Kishi , et al. "Lower-current and fast switching of a perpendicular TMR for high speed and high density spin-transfer-torque MRAM", IEEE Inter. Electron Devices Meeting (IEDM) 2008, pp. 1-4, Dec., 2008
- Y. Chen, et al, "Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies", IEEE Trans. on VLSI Systems, Vol. 18, No. 12, pp. 1724-1734, Nov. 2009
- J. P. Kim, et al. "A 45nm 1Mb embeded STT-MRAM with design techniques to minimize readdisturbance", Symp. VLSI Circuits 2011, pp. 296-297, June, 2011.
- P. Zhou, et al., "Energy reduction for STT-RAM using early write termination", IEEE/ACM Inter. Computer-Aided Design (ICCAD) 2009, pp. 2-5 Nov., 2009
- T. Zheng, et al., "Variable-Energy Write STTRAM Architecture with Bit-Wise Write-Completion Monitoring", IEEE Inter. Symp. on Low Power Electronics and Design (ISLPED) 2013, pp. 229-234, Sep. 2013
- J. Kim, "A split-path sensing circuit for spin torque transfer MRAM", IEEE Trans. Circuits and Systems II, Vol. 61, No. 3, pp. 193-197, March, 2014 https://doi.org/10.1109/TCSII.2013.2296136
- Y. Zhang, et al. "Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions", IEEE Trans. Electron Devices, Vol. 59, No. 3, pp.819-826, Mar., 2012 https://doi.org/10.1109/TED.2011.2178416
- J. A. Gubner, "Probability and Random Processes for Electrical and Computer Engineers", Cambrige University Press: Cambrige, 2008