DC and RF Analysis of Geometrical Parameter Changes in the Current Aperture Vertical Electron Transistor

Hye Su Kang*, Jae Hwa Seo*, Young Jun Yoon*, Min Su Cho* and In Man Kang[†]

Abstract – This paper presents the electrical characteristics of the gallium nitride (GaN) current aperture vertical electron transistor (CAVET) by using two- dimensional (2-D) technology computer-aided design (TCAD) simulations. The CAVETs are considered as the alternative device due to their high breakdown voltage and high integration density in the high-power applications. The optimized design for the CAVET focused on the electrical performances according to the different gate-source length ($L_{\rm GS}$) and aperture length ($L_{\rm AP}$). We analyze DC and RF parameters inducing on-state current ($I_{\rm on}$), threshold voltage ($V_{\rm t}$), breakdown voltage ($V_{\rm B}$), transconductance ($g_{\rm m}$), gate capacitance ($C_{\rm gg}$), cut-off frequency ($f_{\rm T}$), and maximum oscillation frequency ($f_{\rm max}$).

Keywords: Gallium nitride (GaN), Current aperture vertical electron transistor (CAVET), Vertical transistor, TCAD

1. Introduction

Field-effect transistors (FETs) based on gallium nitride (GaN) have considered as the preferred choice for high power electronic devices owing to the wide band gap, high critical electric field, and high electron mobility of GaN [1-6]. AlGaN/GaN-based high electron mobility transistor (HEMT) has the two-dimensional electron gas (2-DEG) generated by the spontaneous polarization and piezoelectric polarization that have superior properties such as high power density and high breakdown voltage, and high channel electron mobility. The 2-DEG facilitate a high drain current, low on-state resistance ($R_{\rm on}$), and low gatedrain charge, which are caused by the high channel mobility, high channel density, and high breakdown electric field. These properties make the AlGaN/GaN HEMTs extremely useful for high power applications. However, the RF output power obtained by AlGaN/GaN HEMTs have been degraded due to the DC-RF dispersion [7-10].

However, when the vertical HEMT is applied the bias, the highest fields produced in the bulk rather than at the surface. The electric field at the surface, which results from the small potential difference between the gate and the source, is relatively small, so the surface states should not fill up with electrons. Thus, DC-RF dispersion in vertical HEMT is reduced [11]. For these reasons, the GaN-based vertical transistor has become an attractive alternative for power devices. Significant progress has been made recently in the demonstration of high power devices in the group-III nitride-based vertical field-effect transistors employing a current aperture vertical electron transistor (CAVET),

Received: November 12, 2015; Accepted: May 19, 2016

which have been developed by Mishra et al [12-14]. The devices had been successfully developed in the fabrication. Aperture length ($L_{\rm AP}$) and current blocking layer (CBL) are the important design parameters of CAVET. The electrical characteristics according to various changes about the gate-source length ($L_{\rm GS}$) and $L_{\rm AP}$ have not been studied.

In this paper, we analyze a CAVET in terms of the DC performance parameters including on-state current $(I_{\rm on})$, threshold voltage $(V_{\rm t})$, breakdown voltage $(V_{\rm B})$, transconductance $(g_{\rm m})$, resistance components with varying $L_{\rm AP}$ and $L_{\rm GS}$ by the device simulation. We also analyze the RF characteristics such as the gate capacitance $(C_{\rm gg})$, cut-off frequency $(f_{\rm T})$, and maximum oscillation frequency $(f_{\rm max})$ by varying $L_{\rm GS}$ and the number of apertures $(N_{\rm AP})$. The simulations were conducted by Silvaco ATLAS program [15].

2. Simulation Results and Discussions

2.1 Device structure

Fig. 1 shows a schematic cross-sectional view of the simulated CAVET structure. It consists of the 2.5 μ m thick N⁺ GaN (Donor of 1 × 10¹⁸ cm⁻³) buffer layer, the N⁻ GaN (Donor of 5 × 10¹⁶ cm⁻³) layer, and the N⁻ channel GaN layer of thickness is at 0.5 μ m (Donor of 5 × 10¹⁶ cm⁻³), and the N⁻ channel GaN layer thickness is at 2.5 μ m, 0.5 μ m, and 0.05 μ m, respectively. The N⁻ GaN aperture layer has the same doping as that of the N⁻ GaN layer used in the source region. The $L_{\rm AP}$ that is used to provide a current path in the device is an important design parameter in the CAVET. The thickness of the AlGaN layer is 25 nm and the Al composition in AlGaN is 24%. The polar scal model was determined by the 2-DEG density, the gate length ($L_{\rm G}$)

[†] Corresponding Author: School of Electronics Engineering, Kyungpook National University, Korea. (imkang@ee.knu.ac.kr)

School of Electronics Engineering, Kyungpook National University, Korea.




Fig. 1. Schematic cross-sectional view of the simulated CAVET structure




Fig. 2. Comparison of the I_{DS} - V_{GS} characteristics transfer curves of the simulated for CAVET with various gate-source length (L_{GS})

and the work function which were specified as 1.12×10^{12} cm⁻³, 3.0 μ m, and 5.2 eV, respectively. L_{GS} was varied from at 0.5 μ m to 3.0 μ m and L_{AP} values were taken to be $1.0 \mu m$, $1.4 \mu m$, and $1.8 \mu m$. We have obtained the accurate simulation results by using the k.p model and the gansat model. We used the k.p band and gansat parameter model. The k.p model is to calculate the effective masses and band edge energies for wurtzite structure of GaN in drift-diffusion simulation. And the field dependent mobility in nitrogen is obtained by the gansat model. The CAVET is operated by supply voltage bias. The drain current flows through the aperture and into the drain. Thus, the aperture length that is used to provide a current path in the device is an important design parameter in the CAVET. The current blocking layer (CBL) is used to block the current falling vertically down through any other path except that from the aperture to the drain.

2.2 Results of DC characteristic

Fig. 2 shows the $I_{\rm DS}$ -gate voltage ($V_{\rm GS}$) curves of CAVET for different values of $L_{\rm GS}$ varying from 0.5 μ m to 3 μ m. The $L_{\rm AP}$ and $L_{\rm G}$ are fixed as 1.4 μ m and 3 μ m, respectively. It is seen that the $I_{\rm DS}$ increases with a decrement in the $L_{\rm GS}$ owing to an increase in the resistance characteristics of $L_{\rm GS}$.

The I_{on} transfer curves are investigated for different




Fig. 3. Output characteristics of the simulated the CAVET of $I_{\rm on}$ and $I_{\rm on}/A_{\rm act}$ with $L_{\rm GS}$ and $L_{\rm AP}(L_{\rm G}=3~\mu {\rm m},~V_{\rm DS}=6~{\rm V}$ and $V_{\rm GS}=0)$




Fig. 4. Resistance components as a function of L_{GS} and L_{AP} (a) R_{on} and (b) R_{S}

Gate-Source Length (L_{GS}) [μ m]

values of $L_{\rm GS}$ at fixed $L_{\rm AP}$ values of 1.0 μ m, 1.4 μ m and 1.8 μ m in Fig. 3. The $I_{\rm on}$ is indicating the two statements. The active area on state current ($I_{\rm on}/A_{\rm act}$) is defined as the current per unit active area ($A_{\rm act}$). The $A_{\rm act}$ defines the transistor area between the two source electrodes of the device.

For example, the $A_{\rm act}$ for a device with a separation of 7 μ m between the edges of the source and an aperture width of 1 μ m at $L_{\rm GS}$ =1.4 μ m is 7 μ m × 1 μ m. The maximum

 $I_{\rm on}/A_{\rm act}$ values when $L_{\rm GS}$ was fixed at 0.5 µm and $L_{\rm AP}$ was varied as 1.0 µm, 1.4 µm, and 1.8 µm were determined to be 11.3kA/cm², 11.5kA/cm², and 11.6 kA/cm², respectively. Also, at these values of $L_{\rm GS}$ and $L_{\rm AP}$, the $I_{\rm on}$'s were 450.5

mA/mm, 458.7 mA/mm, and 464.5 mA/mm, respectively. The $I_{\rm on}$ varies according to the changes in $L_{\rm GS}$ and $L_{\rm AP}$. The $I_{\rm on}$ increases as $L_{\rm AP}$ is increased because aperture is the principal current path that relates to I_{on} .

However, I_{on} decreases as L_{GS} is increased. The reason for this variation is shown in Fig. 4 (a). The $R_{\rm on}$ depends on $L_{\rm GS}$ and $L_{\rm AP}$ and increases with an increase in both the parameters.

Fig. 4 (b) shows the simulated the variation of R_S with $L_{\rm GS}$ and $L_{\rm AP}$. $R_{\rm S}$ is strongly affected by a change in $L_{\rm GS}$ that is more influential than a change in $L_{\rm AP}$. Because there is 2-DEG at the channel, the channel resistance remains almost the same when L_{AP} is increased. As a result, L_{GS} ascertains the $I_{\rm on}$ and is the primary design parameter.

Fig. 5 shows the variation of $g_{\rm m}$ with $L_{\rm GS}$ and $L_{\rm AP}$. It is seen that as L_{AP} is increased, $g_{\rm m}$ increases. The main reason for this dependence is that the aperture is the primary current path. However, $g_{\rm m}$ decreases when $L_{\rm GS}$ is increased owing to the resistance between the gate and the source.

Fig. 6 presents the $V_{\rm B}$ at different $L_{\rm GS}$ and $L_{\rm AP}$ values, which were extracted at 233 V, 233.3 V, and 233.5 V at $L_{\rm AP}$ values of 1.0 µm, 1.4 µm, and 1.8 µm, respectively. In addition, we obtained these results by using the Shockley-Read-Hall (SRH) recombination model and the Selberherr's impact ionization model for the off-state breakdown




Fig. 5. Transconductance (g_m) as a function of the L_{GS} and L_{AP} .





Fig. 6. Breakdown voltage (V_B) characteristics of the simulated for a CAVET according to L_{GS} and L_{AP} split ($L_G = 3 \mu \text{m} \text{ and } V_{DS} = -20 \text{ V}$)

characteristic [15]. $V_{\rm B}$ is constant, despite the increases in L_{GS} . In the case of a lateral device, breakdown occurs when electric field congregates at the gate edge. However, in this device the drain current flows in the vertical direction through the aperture. Therefore, breakdown is unrelated to the change in the L_{GS} .

Figs. 7 (a)-(c) show the simulated CAVET with impact generation rate for the L_{GS} split in the V_{B} at $L_{GS} = 1$ µm and $V_{\rm GS} = -20$ V. Impact ionization needs a high electric field when typical non-equilibrium process. For example, an electron in the conduction band obtains its energy by external electric fields and becomes highly energetic. They were creating an electron-hole pair of come into collision an electron in the valence band and exciting it to the conduction band. In the CAVET, impact generation occurs






Fig. 7. Impact generation rate in the simulated $V_{\rm B}$ for CAVET with (a) L_{AP} of 1.0 μ m, (b) L_{AP} of 1.4 μ m, and (C) L_{AP} of 1.8 μ m




Fig. 8. Gate capacitance (C_{gs}, C_{gd}, C_{gg}) as a function of L_{GS} with different L_{AP}

at both ends of the aperture.

Fig. 7 (a) shows impact generation rate cross-sectional view of the simulated CAVET, which is higher than that in Figs. 7 (b) and (c), since the L_{AP} is shorter as compared to the latter. As the $L_{\rm AP}$ increases, impact generation rate decreases relatively. Thus, the $V_{\rm B}$ is affected strongly by $L_{\rm AP}$ as compared to $L_{\rm GS}$.

As a result, $V_{\rm B}$ is constant, when the $L_{\rm AP}$ is increased from 1.0 μ m to 1.4 μ m, and then to 1.8 μ m for varying L_{GS} .

2.3 Results of RF characteristic

In this section, the RF performance characteristics are shown. They have been extracted from the Y-parameters. Fig. 8 shows the dependence of $C_{\rm gd}$, $C_{\rm gs}$, and $C_{\rm gg}$, on $L_{\rm GS}$ and $L_{\rm AP}$. The values of $C_{\rm gd}$, $C_{\rm gs}$, and $C_{\rm gg}$ decrease as $L_{\rm GS}$ increases. The capacitance is directly proportional to the device area and in inversely proportional to the separation between the plates. In this CAVET, the total device area was fixed. Therefore, when L_{GS} increases, C_{gs} was decreased. In addition, as L_{AP} increases, capacitance charges increase owing to the increase in aperture.

Fig. 9 shows the f_T and f_{max} with a variation of N_{AP} , and L_{GS} . The f_{T} and f_{max} were extracted using the following Eqs. (1) and (2) [16].

$$f_T = \frac{g_m}{2\pi C_{\alpha\alpha}} \tag{1}$$

$$f_T = \frac{g_m}{2\pi C_{gg}}$$

$$f_{\text{max}} \approx \frac{f_T}{\sqrt{4R_{g,eff}(g_{ds} + 2\pi f_T C_{gd})}}$$
(2)

Where, C_{gg} is the gate input capacitance, $R_{g,eff}$ is the effective gate resistance, and $C_{\rm gd}$ is the gate-to-drain capacitance. The $g_{\rm m}$ is directly proportional and $C_{\rm gg}$ is inversely proportional to $f_{\rm T}.$ Thus, $g_{\rm m}$ and $C_{\rm gg}$ are important design parameters. When $L_{\rm GS}$ increases, $g_{\rm m}$ decreases, owing to the characteristics of the resistance as shown by Fig. 4 (a). The L_{GS} is affected by not only f_T , but also f_{max} . In addition, when N_{AP} increases, I_{on} and g_{m} are improved because of the increased current path. It is verified that $f_{\rm T}$




Fig. 9. $f_{\rm T}$ and $f_{\rm max}$ according to $L_{\rm GS}$ and $N_{\rm AP}$ split

for 3-apertures is highly improved with a value of 18.0 GHz as compared to 6.67 GHz for 1-aperture device. The $f_{\rm max}$ is 16.5 GHz for 1-aperture device and 24 GHz for a 3apertures device, when L_{GS} is fixed at 1.0 μ m. As a result, it is seen that $L_{\rm AP},\,L_{\rm GS}$ and $N_{\rm AP}$ have a strong influence on the RF characteristics.

3. Conclusion

In this work, a CAVET was analyzed and studied by using 2-D TCAD simulations. In the DC characteristics, L_{GS} is inversely proportional to I_{on} and g_{m} because of R_{S} . Also, the $V_{\rm B}$ is affected by variation of $L_{\rm AP}$, which has a much greater influence than the variation of L_{GS} . Since, the aperture is used as a current path in the device. It is an important design parameter in a CAVET. It has also been demonstrated that the RF performance can be improved by increasing $N_{\rm AP}$. Consequently, the $L_{\rm AP}$ and $N_{\rm AP}$ have a stronger influence on the RF characteristics than L_{GS} . We observe that $f_{\rm T}$ and $f_{\rm max}$ can be improved by increasing $N_{\rm AP}$ in the same device area.

Acknowledgements

This work was supported in part by the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (No. 2013-011522, 2011-0016222), and in part by Samsung Electronics Co. This work was supported by the Global Ph.D. Fellowship Program through the NRF funded by the MEST (2013H1A2A1034363). This work was supported by the BK21 Plus project funded by the Ministry of Education, Korea (21A20131600011)

References

Y. Zhang, M. Sun, Z. Liu, D. Piedra, H.-S. Lee, F. Gao, T. Fujishima and T. Palacios, "Electrothermal

- Simulation and Thermal Performance Study of GaN Vertical and Lateral Power Transistors," IEEE Transactions on Election Devices, vol. 60, no.7, pp. 2224-2230, July 2013.
- H. Yu, L. McCarthy, S. Rajan, S. Keller, S. Denbaars, J. Speck, and U. Mishra, "Ion implanted AlGaN-GaN HEMTs with nonalloyed ohmic contacts," IEEE Electron Device Lett., vol. 26, no. 5, pp. 283-285, May 2005.
- U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu. [3] "GaN-Based RF power devices and amplifiers," Proc. IEEE, vol. 96, no. 2, pp.287-305, Feb. 2008.
- M. S. P. Reddy, M.-K. Kwon, H.-S. Kang, D.-S. Kim. J.-H. Lee, V. R. Reddy, and J.-S. Jang, "Influence of Series Resistance and Interface State Density on Electrical Characteristics on Ru/Ni/n-GaN Schottky Structure," J. Semicond. Technol. Sci., vol. 13, no. 5, pp. 492-498, Oct. 2013.
- S. Y. Kim, J. H. Seo, Y. J. Yoon, J. S. Kim, S. Cho, J.-H. Lee and I. M. Kang, "Electrical Characteristics of Enhancement-Mode n-Channel Vertical GaN MOSFETs and the Effects of Sidewall Slope," J. Electr. Eng. Technol., vol. 10, no. 3, pp. 1131-1137, May 2015.
- [6] C. B. Steven, I. Kiki, A. R. Jason, K. Walter, D. Park, B. D. Harry, D. K. Daniel, E. W. Alma, and L. H. Richard, "Trapping Effects and Microwave Power Performance in AlGaN/GaN HEMTs," IEEE Transactions on Election Devices, vol. 48, no. 3, pp. 465-471, March 2001.
- G. Meneghesso, G. Verzellesi, F. Danesin, F. Rampazzo, F. Zanon, A. Tazzoli, M. Meneghini, and E. Zanoni, "Reliability of GaN High-Electron-Mobility Transistors: State of the Art and Perspectives," IEEE Transactions on Device and Materials Reliability, vol. 8, no. 2, pp. 332-343 June 2008.
- K. Horio, K. Yonemoto, H. Takayanagi, and H. Nakano, "Physics-based simulation of buffer-trapping effects on slow current transients and current collapse in GaN field effect transistors," J. Appl. Phys., vol. 98, no. 12, pp. 1818-1820, Dec. 2005.
- X. Wang, S. Huang, Y. Zheng, K. Wei, X. Chen, H. Zhang, and X. Liu, "Effect of GaN Channel Layer Thickness on DC and RF Performance of GaN HEMTs With Composite AlGaN/GaN Buffers." *IEEE* Transactions on Election Devices, vol. 61, no.5, pp. 1341-1346, May 2014.
- [10] Y. Zhang, M. Sun, D. Piedra, M. Azize, X. Zhang, T. Fujishima, and T. Palacios, "GaN-on-Si Vertical Schottky and p-n Diodes," IEEE Electron Device Lett., vol. 35, no. 6, pp. 618-620, June 2014.
- [11] I. Ben-Yaacov, Y.-K. Seck, U. K. Mishra, and S. P. DenBaars, "AlGaNGaN current aperture vertical electron transistors with regrown channels, " J. Appl. Phys., vol. 95, no. 4, pp. 2073-2078, Feb. 2004.
- [12] Y. Gao, I. Ben-Yaacov, U. K. Mishra, and E. L. Hu,

- "Optimization of AlGaN GaN current aperture vertical electron transistor (CAVET) fabricated by photoelectrochemical wet etching, " J. Appl. Phys., vol. 96, no. 11, pp. 1818-1820, Dec. 2004.
- [13] S. Chowdhury, M. H. Wong, B. L. Swenson, and U. K. Mishra. "CAVET on Bulk GaN Substrates Achieved With MBE-Regrown AlGaN/GaN Layers to Suppress Dispersion," IEEE Electron Device Lett., vol. 33, no. 1, pp. 41-43, Jan 2012.
- [14] S. Chowdhury, B. L. Swenson, and U. K. Mishra, "Enhancement and Depletion Mode AlGaN/GaN CAVET With Mg-Ion-Implanted GaN as Current Blocking Laver." *IEEE Electron Device Lett.*, vol. 29. no. 6, pp. 543-545, June 2008.
- [15] SILVACO International, ATLAS User's Manual, Apr. 2012.
- [16] Y. Tsividis, Operation and Modeling of the MOS Transistor, Oxford University Press, New York, USA, 1999, pp. 467-491, 500-504.



Hve Su Kang She received the B.S. degree in electrical engineering from the Department of Electronic Engineering, Kyungil University (KIU), Daegu, Korea, in 2012. She is currently working toward the M.S. degree in electrical engineering with the School of Electronics Engineering (SEE),

Kyungpook National University (KNU). Her research interests include design, fabrication, and characterization of compound CMOS, tunneling FET, and GaN-based devices.



Jae Hwa Seo He received the B.S. degree in electrical engineering from the School of Electronics Engineering, Kyungpook National University (KNU), Daegu, Korea, in 2012. He is currently working toward the Ph.D. degree in electrical engineering with the School of Electronics Engineering (SEE),

Kyungpook National University (KNU). His research interests include design, fabrication, and characterization of nanoscale CMOS, tunneling FET, III-V compound transistors, and junctionless silicon devices.



Young Jun Yoon He received the B.S. degree in electrical engineering from the School of Electronics Engineering, Kyungpook National University (KNU), Daegu, Korea, in 2013. He is currently working toward the Ph.D. degree in electrical engineering with the School of Electronics Engineering (SEE), Kyungpook National University (KNU). His research interests include design, fabrication, and characterization of nanoscale tunneling FET, GaN-based transistors, and GaN-based circuit.



Min Su Cho He received the B.S. degree in electrical and computer engineering from the College of electrical and computer Engineering, Chungbuk National University (CBNU), Korea, in 2015. He is currently working toward the M.S. degree in electrical engineering with the School

of Electronics Engineering (SEE), Kyungpook National University (KNU). His research interests include III-V semiconductor epitaxial growth, GaN-based transistors, and GaN-based circuit



In Man Kang He received the B.S. degree in electronic and electrical engineering from School of Electronics and Electrical Engineering, Kyungpook National University (KNU), Daegu, Korea, in 2001, and the Ph.D. degree in electrical engineering from School of Electrical Engineering and Computer

Science (EECS), Seoul National University (SNU), Seoul, Korea, in 2007. He worked as a teaching assistant for semiconductor process education from 2001 to 2006 at Inter-university Semiconductor Research Center (ISRC) in SNU. From 2007 to 2010, he worked as a senior engineer at Design Technology Team of Samsung Electronics Company. In 2010, he joined KNU as a full-time lecturer of the School of Electronics Engineering (SEE). Now, he has worked as an assistant professor. His current research interests include CMOS RF modeling, silicon nanowire devices, tunneling transistor, low-power nano CMOS, and III-V compound semiconductors. He is a member of IEEE **EDS**