과제정보
연구 과제 주관 기관 : 한국연구재단
참고문헌
- R. Sidhu and V. Prasanna, "Fast regular expression matching using FPGAs," IEEE Symp. Field Prog. Custom Computing Machines (FCCM'01), 2001.
- C.-H. Lin, C.-T. Huang, C.-P. Jiang, and S.-C. Chang, "Optimization of regular expression pattern matching circuits on FPGA," Proc Conf. Design, Automation and Test in Europe (DATE'06), 2006.
- J. C. Bispo, I. Sourdis, J. M. Cardoso, and S. Vassiliadis, "Regular expression matching for reconfigurable packet inspection," IEEE Int. Conf. Field Programmable Technology (FPT'06), 2006.
- M. Paolieri, I. Bonesana, M. Santambrogio, "ReCPU: a parallel and pipelined architecture for regular expression matching," Proc. IFIP Int. Conf. VLSI-SoC, 2007.
- I. Bonesana, M. Paolieri, and M. Santambrogio, "An adaptable FPGA-based system for regular expression matching," Proc. Conf. Design, Automation and Test in Europe (DATE'08), 2008.
- F. Bruschi, M. Paolieri, and V. Rana, "A reconfigurable system based on a parallel and pipelined solution for regular expression matching," Int. Conf. Field Programmable Logic and Appl. (FPL'10), 2010.
- Q Li, J. Li, J. Wang, B. Zhao, and Y. Qu, "A pipelined processor architecture for regular expression string matching," Microprocessors and Microsystems, Vol. 36, No. 6, pp. 520-526, Aug. 2012. https://doi.org/10.1016/j.micpro.2012.04.004
- B. Ahn, K.H Lee, and S.K. Yun, "Regular expression matching processor supporting efficient repetitions," Journal of KIISE : Computing Practices and Letters, Vol. 19, No. 11, pp. 553-558, Nov. 2013. (in Korean)
- T. Arumugam, S. Sezer, D. Burns, and V. Vasu, "High performance custom regular expression processing core," Irish Signal and System Conf. (ISSC'11), 2011.