

An Inherent Zero-Voltage and Zero-Current-Switching Full-Bridge Converter with No Additional Auxiliary Circuits

Jianhua Wang[†], Baojian Ji^{*}, Hongbo Wang^{**}, Naifu Chen^{***}, and Jun You^{****}

^{†****}Jiangsu Provincial Key Laboratory of Smart Grid Technology and Equipment,
 School of Electrical Engineering, Southeast University, Nanjing, China

^{*}School of Automation and Electrical Engineering, Nanjing University of Technology, Nanjing, China

^{**}SaierNico Electric & Automation LTD., Zhenjiang, China

^{***}Shanghai Acrel LTD., Shanghai, China

Abstract

An inherent zero-voltage and zero-current-switching phase-shifted full-bridge converter with reverse-blocking insulated-gate bipolar transistor (IGBT) or non-punch-through IGBT is proposed in this paper. This converter not only ensures that the switches in the lagging leg works at zero-current switching, but also minimizes circulating conduction loss without any additional auxiliary circuits. A 1.2 kW hardware prototype is designed, fabricated, and tested to verify the proposed topology. The control loop design procedures with small-signal models are also presented. A simple, low-cost, and robust democratic current-sharing circuit is also introduced and verified in this study. The proposed converter is a suitable alternative for compact, cost-effective applications with high-voltage input.

Key words: Full bridge, Non-Punch-Through IGBT, Phase shifted, Reverse-Blocking IGBT, Zero-voltage and zero-current switching

I. INTRODUCTION

Galvanic isolated full-bridge (FB) converter is the standard topology in medium- and high-power applications, such as telecom power supplies, X-ray generators, electrical vehicles, and traction applications [1]-[4]. The main concerns in these fields are reliability, efficiency, power density, cost, and other specific specifications (e.g., wide soft-switching range, low topology-complexity, small circulating current, and minimized duty cycle loss) [1]-[3]. Three converter types can fulfill these demands: resonant FB [3], phase-shift

pulse-width-modulated (PS PWM) FB [1], and hybrid resonant and PS PWM FB converters [5], [6].

Resonant circuit topologies, especially variable frequency LLC converters, have become popular in recent years. The major advantages of these topologies are zero-voltage switching (ZVS) or zero-voltage transition and nearly zero-current switching (ZCS) for primary switches, ZCS for output diodes, and eliminated output choke. In addition, a wide range of soft switching is achieved even with no-load condition. However, the extremely high runaway frequency at no-load or short-circuit condition is a potential threat to system reliability.

Alternatively, additional series inductors are often inserted but can be bulky with more duty cycle loss and circulating current to extend the ZVS range of the classic constant-frequency PS PWM FB converters [1]-[4]. Hybrid resonant and PS PWM FB converters significantly lower series inductance with true full-range soft switching and negligible duty cycle loss features [5], [6]. These converters are suitable candidates for electric vehicle chargers at the cost

Manuscript received Oct. 16, 2014; accepted Jan. 12, 2015

Recommended for publication by Associate Editor Joung-Hu Park.

[†]Corresponding Author: wangjianhua@seu.edu.cn

Tel: +86-25-83792260, Southeast University, China

^{*}School of Automation and Electrical Engineering, Nanjing University of Technology, China

^{**}SaierNico Electric & Automation LTD., China

^{***}Shanghai Acrel LTD., China

^{****}Jiangsu Provincial Key Laboratory of Smart Grid Technology and Equipment, School of Electrical Engineering, Southeast University, China

of complicated structures and control strategies.

High-voltage insulated-gate bipolar transistors (IGBTs) with constant voltage drop are often preferred in three-phase 380 Vac/440 Vac or 750 Vdc/1500 Vdc input systems. A series of zero-voltage and zero-current-switching (ZVZCS) techniques has been proposed to solve the IGBT tail current issue in the lagging leg (e.g., primary impedance blocking, primary resetting, secondary voltage clamping, and output voltage resetting) [7]-[12]. These auxiliary circuits are almost inevitable, and negative effects should also be considered (e.g., steady-state primary current overshoot and additional high-voltage stress of the rectifier during the start-up period).

These techniques were recently reviewed and reexamined to achieve the balance between performance and cost with novel commercial SiC and Si devices [13], [14]. Complex three-level FB converters that use low-voltage MOSFETs are another possible solution [15]. New high-speed generations of IGBTs have already been recognized as a cost-effective alternative to super junction MOSFETs in zero-voltage transition PS FB high-voltage to low-voltage DC/DC converters. The capacitive snubber or resonant inductor can be optimized for particular operating points, but not for required wide operating ranges as shown in [14]. Measures to improve the efficiency must be carefully selected to avoid conditions wherein a loss mechanism is lowered or partly avoided, whereas others are unintentionally increased, thus canceling the expected benefits. The analysis in [14] also shows that the best converter efficiency can be achieved without additional components in the case of IGBT_H3.

Among these next-generation IGBTs, Reverse-Blocking (RB) IGBTs have been investigated and tested in current-source inverters, resonant inverters, T-type neutral-point-clamped converters, and matrix AC/AC choppers. RB IGBTs offer more advantages over functionally comparable conventional circuits, such as loss reduction, compact structure, and lower cost [16]-[22].

The present study attempts to determine a low topology-complexity ZVZCS PS PWM FB converter with few negative effects for high-input voltage application. A novel, inherent ZVZCS PS PWM FB converter without additional auxiliary circuits is also proposed, described, designed, and tested. The proposed converter can achieve ZCS for lagging-leg switches without a circulating current with the help of RB IGBT or non-punch-through IGBT with RB feature.

II. BASIC OPERATION PRINCIPLE OF THE NOVEL CONVERTER

Fig. 1 illustrates the circuit diagram of the proposed inherent ZVZCS PS PWM FB converter, which consists of the following four parts:

- 1) the leading leg, including two IGBTs S_1 and S_2




Fig. 1. Circuit diagram of the proposed inherent ZVZCS PS PWM FB converter.




Fig. 2. Key operation waveforms of the proposed converter.

- 2) the lagging-leg, including two RB IGBTs S_3 and S_4 without anti-parallel diodes;
- 3) blocking capacitor C_B , main transformer T_r , and its leakage inductor L_{lk} ;
- 4) output rectifiers D_1, D_2 , and LC filter L_f, C_0 .




Fig. 3. Operation modes of the proposed converter.

No additional auxiliary ZVZCS circuits are used in the circuit.

The topology operation principles can also be explained by the gate sequences and associated key voltage and current waveforms illustrated in Figs. 1 and 2, where C_{S1} and C_{S2} are the equivalent capacitance of the IGBTs S_1 and S_2 respectively, v_{ge_lag} and v_{ge_lead} are the IGBT drive signals respectively, V_{in} is the input voltage, V_0 is the output voltage, v_{AB} is FB leg middle-point voltage, v_c is the voltage across the blocking

capacitor C_B , v_{rec} is the rectifying voltage before the output filter, i_p is the main transformer, T_r is the primary current, I_L is the current through the choke L_r , D_{eff} is the effective duty ratio, and T_s is the switching period.

The topology in the half PWM cycle has six distinct operation modes, as shown Fig. 3. Similar operation principles in the second half PWM cycle are not provided because of the symmetric circuit structure. The following assumptions are made at this point to simplify the analysis.

- 1) All power devices and components are ideal.
- 2) The output choke is sufficiently large to be treated as a constant current source during a switching period.
- 3) $C_{s1} = C_{s2} = C_r$.

Mode [t₀-t₁] [Fig. 3(a)]: S₁ and S₄ conduct while S₂ and S₃ are both deactivated. The input power is delivered from the primary to the output. The primary current $i_p = I_L/n$ charges the blocking capacitor C_B at the same time, where n is the main transformer primary-to-secondary ratio.

Mode [t₁-t₂] [Fig. 3(b)]: S₁ is turned off, whereas S₄ conducts at t₁. The primary i_p (i.e., reflected load current to the primary) charges C_{s1} and discharges C_{s2} linearly. The capacitors provide the ZVS condition for S₁ as follows:

$$v_{ce_s1}(t) = \frac{I_L}{2nC_r}(t - t_0) \quad (1)$$

$$v_{ce_s2}(t) = V_{in} - \frac{I_L}{2nC_r}(t - t_0) \quad (2)$$

Mode [t₂-t₃] [Fig. 3(c)]: The primary i_p fully discharges C_{s2} at t₂, and the body or external diode D_{S2} of S₂ is naturally turned on. Thus, S₂ can turn on at the zero-voltage condition during this interval.

v_{AB} is clamped to zero because of the simultaneous conducting of D_{S2} and S₄. Therefore, the blocking capacitor voltage v_c decreases the primary current i_p .

$$i_p(t) = \frac{I_L}{n} - \frac{v_c(t_2)}{L_{lk}}(t - t_2) \quad (3)$$

Given that the reflected secondary i_p cannot supply the constant inductor current i_L , the secondary rectifier diodes D₁ and D₂ both conduct for the freewheeling i_L .

Mode [t₃-t₄] [Fig. 3(d)]: The primary current reaches zero at t₃. Given the RB IGBT, S₄ does not provide i_p the reverse current path, i_p is maintained at zero state during this interval, and a circulating current state occurs for the conventional ZVS PS FB. The zero state also provides the ZCS condition for S₄ to be turned off.

The rectifier diodes D₁ and D₂ still conduct and share the load current in the secondary circuit.

Mode [t₄-t₅] [Fig. 3(e)]: S₄ is turned off at the zero-current condition at t₄. After a short delay of dead time, S₃ can turn on at t₅.

Mode [t₅-t₆] [Fig. 3(f)]: S₃ is turned on by the PWM command at t₅. S₃ is turned on at the zero-current condition because of the leakage inductor L_{lk} that limits the increase in primary current i_p at the negative direction.

$$i_{s3}(t) = -i_p(t) = \frac{V_{in} + v_c(t_2)}{L_{lk}}(t - t_5) \quad (4)$$

The increasing primary current i_p cannot supply the load current during this interval, and both secondary rectifier diodes conduct, which clamps the voltage across the transformer windings at zero.

The primary current i_p reaches the reflected load current to

the primary at t₆, and the input voltage source starts to deliver power from the primary to the output such that the second half-cycle starts at t₀.

III. DESIGN CONSIDERATIONS

A. ZVS Range of the Leading Leg

The ZVS transition of the leading- leg is supported by the secondary side filter inductance L_f and the transformer leakage inductance L_{lk}. Thus, the ZVS range of the leading- leg is relatively wide but only limited at light loads, as illustrated below:

$$\frac{1}{2}(L_{lk} + n^2L_f)I_p^2 > C_rV_{in}^2 \quad (5)$$

B. ZCS Range of the Lagging Leg

The ZCS transition of the lagging- leg is determined as [t₂, t₃] and [t₃, t₄], as shown in Fig. 2, where the primary current must decrease to zero before the PWM signal is applied to the IGBT in the lagging- leg at t₂₃.

Consider the following:

$$v_c(t_2) \approx \frac{I_L D_{eff} T_s}{n 2C_B} \quad (6)$$

where D_{eff} is defined as the effective duty ratio shown in Fig. 2, and T_s is the switching period. Thus, Eq. (3) can be revised as follows:

$$t_{23} = \frac{I_L L_{lk}}{nv_c(t_2)} = \frac{2L_{lk} C_B}{D_{eff} T_s} \quad (7)$$

This condition indicates that t₂₃ is independent of the load current and is inversely proportional to D_{eff}. With sufficient D_{eff} that to fulfill the output voltage regulation, the ZCS transition of the lagging- leg can be achieved in the total line input and output load range, including the no-load condition.

C. Circulating Current Elimination

Mode [t₃-t₄] and Fig. 2 show that the primary current reaches zero at t₃ and remains at zero because of the adopted RB IGBTs in the lagging leg, which do not provide i_p to the reverse current path. Therefore, the circulating current does not exit and helps the efficiency improvement.

D. IGBT Selection in the Lagging Leg

Currently, the primary manufacturers of RB IGBTs are Fuji, IXYS, Mitsubishi, and Infineon. These manufacturers all have their own design, so the RB-IGBT architecture depends on the manufacturer. The architecture of an RB-IGBT from IXYS is described in [24]. This company modified an NPT-IGBT by using isolation diffusion and folding up the lower p⁺ layer at the chip edge, as shown in Fig. 4. Performing the p⁺-n⁻ junction that blocks the reverse voltage prevents breakthrough at the chip edge. The p⁺-n⁻ junction continues to the isolation layer at the gate connection. These modifications enable the IGBT to block negative collector-emitter voltages as a normal p-n diode




Fig. 4. Architecture of a non-punch-through(NPT) IGBT (left) and IXYS (right). RB-IGBT with an intrinsic diode (right).

and still have the operational behavior of a normal NPT-IGBT. The maximum RB voltage for this device is 1200 V.

Given the limited RB-IGBTs provided in the manufacturers' product category, mass production and cost issues are also concerns for the proposed novel FB converter. The detailed architecture of an IGBT is reexamined at this point. The body-drift region junction in Fig. 5 is the junction that blocks the forward voltage when the device is off, and the junction between the p+ injection and n- layers is the junction that blocks the reverse voltage. Thus, the NPT-IGBT can theoretically block a reverse voltage as high as the magnitude of the forward voltage. The NPT-IGBT without a body diode is a possible low-cost solution to replace the RB-IGBT for mass production. The optimization of switching performance of the RB-IGBT is no longer a key issue that makes the RB IGBT still relatively unacceptable in real applications [23]. Common IGBT drivers are sufficient, and the prototype only uses a small driver transformer to drive the NPT-IGBT.

E. Current Sharing Strategy with Multiple Modules

The paralleling of standardized converter modules generally offers several advantages, such as redundancy implementation, expandability of output power, and ease of maintenance. When multi-converter modules operate in parallel, the major issue is load-current sharing among the different modules [25]. Among the different approaches, the democratic current-sharing method is preferred for its autonomous current-sharing feature. A simple, low-cost, and robust democratic current-sharing circuit is introduced at this point with diodes, as shown in Fig. 6. The connecting current bus after the maximum value detection circuit forces the current reference to be the same, which follows the maximum value of the different voltage loop output. The different inner current loop further regulates the module output current independently.

IV. CONTROL LOOP DESIGN FOR VOLTAGE AND CURRENT REGULATIONS

The proposed ZVZCS FB converter is used as a downstream main circuit of a marine lead-acid battery charger whose front-end converter is a three-phase passive rectifier. The constant current (CC) and constant voltage (CV) charge modes are preferred for a lead-acid battery [26]. Therefore, the control loops for the voltage and current regulations should be carefully designed [27], [28].

The battery model is complicated because of its




Fig. 5. Detailed architecture of an IGBT.




Fig. 6. Current-sharing circuit.

electrochemical feature under charge/discharge management. One approach is to model the battery as an equivalent resistor in charging mode, while another approach models the battery as a DC source with its series resistor. Major loop design differences between these models occur at the low-frequency stage. Key factors such as crossover frequency are unaffected [29]. Consider that an electronic load-based battery emulator is used in this study for convenience. Thus, the lead-acid battery is modeled as an equivalent resistor.

Finally, the real lead-acid battery is further used to reexamine the controller.

Fig. 7 illustrates that several small-signal transfer functions are defined as follows:

Current loop gain before compensation:

$$T_{i,ol}(s) = K_i(s)F_m(s)G_{iLd}(s) \quad (8)$$

Current loop gain after compensation:

$$T_i(s) = K_i(s)G_i(s)F_m(s)G_{iLd}(s) \quad (9)$$

Modulator can be modeled by a constant gain:

$$F_m(s) = 1/V_{pp} \quad (10)$$

where $V_{pp} = 2.35$ V is the peak-to-peak voltage of the triangular carrier signal.

$G_{vd}(s)$ is the duty-ratio-to-output-voltage transfer function.

$$G_{vd}(s) = \frac{\hat{v}_0(s)}{\hat{d}(s)} \Big|_{\hat{v}_{in}(s)=0, \hat{i}_0(s)=0} = \frac{nV_{in}R}{(R+R_L)} \frac{SR_C C_0 + 1}{S^2 \frac{LC(R+R_C)}{(R+R_L)} + S \left(\frac{R_L R_C + R_C R C + R_L R_C C + L}{R+R_L} \right) + 1} \quad (11)$$




Fig. 7. Control loop block.




Fig. 8. Loop gains after compensation.

$G_{iLd}(s)$ is the duty-ratio-to-inductor-current transfer function shown in Eq. (12):

$$G_{iLd}(s) = \frac{\hat{i}_L(s)}{\hat{d}(s)} \Big|_{\hat{v}_{in}(s)=0, \hat{i}_0(s)=0} = \frac{nV_{in}}{(R+R_L)S^2} \frac{LC(R+R_C)}{(R+R_L)} \frac{s \cdot (R_0+R_C)C_0+1}{S(\frac{R_L RC + R_C RC + R_L RC C + L}{R+R_L})+1} \quad (12)$$

$G_i(s)$ is the inner-loop compensation gain:

$$G_i(s) = \frac{(R_6 + \frac{1}{C_3 \cdot s}) // \frac{1}{C_4 \cdot s}}{R_5} \quad (R_5=R_4) \quad (13)$$

$G_v(s)$ is the outer-loop compensation gain:

$$G_v(s) = \frac{(R_3 + \frac{1}{C_1 \cdot s}) // \frac{1}{C_2 \cdot s}}{R_2} \quad (R_1=R_2) \quad (14)$$

$K_v(s) = 0.1$ is the output voltage sense gain, $K_i(s) = 0.1$ is the current sense gain, D is the FB converter duty ratio, L_f is the inductance, C_0 is the output capacitor, R is the load resistance, R_C is the equivalent series resistance of the output capacitor, and R_L is the equivalent series resistance of the inductor in these transfer functions.

We selected the current loop crossover frequency after compensation $f_{ci} = 0.1-0.2f_s$ in these transfer functions. We then placed the zero f_{z1} of $G_i(s)$ at the output resonance frequency f_0 for damping and pole $f_{p1} = f_s/10$ for switching ripple elimination.

At this point, the current loop gain magnitude at f_{ci} before compensation is $|T_{i_ol}(j \cdot 2\pi f_c)|_{dB}$, which indicates that the compensation gain should be as follows:

$$A_v = 10^{-\frac{|T_{i_ol}(j \cdot 2\pi f_c)|}{20}} \quad (15)$$

which ensures that the current loop gain magnitude at f_{ci} after compensation is zero.

Furthermore,

$$R_6 = A_v \cdot R_5 \quad (16)$$

$$C_3 = \frac{1}{2\pi R_6 f_{z1}} \quad (17)$$

$$C_4 = \frac{C_3}{2\pi C_3 R_6 f_{p1} - 1} \approx \frac{1}{2\pi R_6 f_{p1}} \quad (18)$$

Considering the component tolerances, the resistors and capacitors whose values are near the calculated ones are selected and then reexamined by the Bode plots, as shown in Fig. 8. The current loop crossover frequency is $f_{ci} = 2.9$ kHz, and the phase margin is 40° , which means that the current loop has a suitable stable and dynamic performance.

After the current loop is closed, the inner loop is used as a power stage as follows:

$$A_p(s) = (1+G_i(s))F_m(s)/(1+T_i(s)) \quad (19)$$

The outer loop gain before compensation is as follows:

$$T_{outer_ol}(s) = A_p(s)G_{vd}(s)K_v(s) \quad (20)$$

The outer loop controller and outer loop gain can be designed similar to the previously mentioned gains. The outer loop gain after compensation is described as shown in Eq. (21), and more information is provided in Fig. 8.

$$T_{outer}(s) = G_i(s)A_p(s)G_{vd}(s)K_v(s) \quad (21)$$

(current loop cross over frequency $f_{ci} = 2.9$ kHz, PM = 40° , $R_4 = R_5 = 10$ k Ω , $R_6 = 6.2$ k Ω , $C_3 = 47$ nF, $C_4 = 13$ nF; outerloop crossover frequency $f_{cv} = 390$ Hz, PM = 80° , $R_1 = R_2 = 10$ k Ω , $R_3 = 30$ k Ω , $C_1 = 9.1$ nF, $C_2 = 2.7$ nF)

V. EXPERIMENTAL VERIFICATION

A. Hardware Description

A 1.2 kW hardware prototype for a marine battery charger was designed, fabricated, and tested to verify the proposed converter and current-sharing strategy. The final charger




Fig. 9. Prototype photograph. (a) 3D view of the virtual prototype. (b) Interior of the actual prototype.

TABLE I

OPERATION CONDITIONS AND CIRCUIT PARAMETERS

Input voltage v_{ac}	380 V/50 Hz
Dc bus voltage V_{in}	540 V
Input dc bus choke	Ferrite EE55(2 pcs in parallel), 14 mH
Input dc bus capacitor	470 μ F/450 V (2 pcs in series)
Output voltage V_0 /current I_0	18–28 V/0–40 A
Switching frequency f_s	25 kHz
IGBT in leading-leg S_1, S_2	SKW15N120 (1 pcs)
IGBT in lagging-leg S_3, S_4	IGW15N120 (1 pcs)
Rectifier diode D_1, D_2	STPS60150C (1 pcs)
Main transformer	Ferrite EE55 (2 pcs in parallel), 28:2:2
Transformer leakage inductance L_{lk}	13 μ H
Blocking capacitor C_B	1 μ F
Output choke L_f	Kool Mu 77192–A7 33 μ H (2 pcs in parallel)
Output capacitor C_0	1200 μ F/35 V (2 pcs in parallel)

product started its type test. Detailed specifications and parameters are shown in Fig. 9 and Table I. A single-chip Atmega64 controller provides the voltage and current reference for battery charge management, while a TI UCC3895 IC




Fig. 10. Experimental results.




Fig. 11. Efficiency curve.

controls the FB circuit.

B. Experimental Key Waveforms

Fig. 10 provides the detailed experimental results of the topology shown in Fig. 2. The fast reset of the primary current is observed in Fig. 10(a), which implies that the circulating current is eliminated, thus helping in efficiency improvement.

Fig. 10(b) illustrates the FB primary middle-point voltage and transformer primary voltage. The difference between the voltage drops in the blocking capacitor C_B is shown in Fig. 10(c).




Fig. 12. Prototype devices with hot-spot temperature curves (ambient temperature: 25 °C).

TABLE II
DATA OF PARALLEL CURRENT SHARING

Output Current-A	Output Current-B	I_{AVG}	I_{ERROR}	Error%
5.71 A	5.46 A	5.585 A	0.25 A	4.4%
7.82 A	7.35 A	7.485 A	0.47 A	6%
12.4 A	11.8 A	12.05 A	0.6 A	4.9%
15.5 A	14.7 A	15.1 A	0.8 A	5%
40.2 A	39.8 A	40 A	0.4 A	1%

TABLE III
EVALUATION CONDITIONS AND RESULTS

Possible Candidates	Primary Main Circuit Features	Auxiliary Circuit Features	Reported test results			Complexity		Cost
			Input voltage	Output voltage	Maximum efficiency	Circuit	Control	
[1]	4 MOSFETs, 2 diodes, 1 inductor	1 transformer	380 Vdc	48 Vdc	93.5%	high	PS PWM	high
[2]	4 MOSFETs	0	400 Vdc	48 Vdc	93.12%	low	PS PWM	lowest
[3]	4 MOSFETs	1 inductor	400 Vdc	48 Vdc–56 Vdc	94.5%	low	resonant	low
[4]	4 IGBTs	1 inductor, 4 capacitors	640 Vdc	27.5 Vdc	94%	low	PS PWM	medium
[5]	2 MOSFETs, 2 IGBTs, 1 extra transformer	1 inductor, 3 capacitors, 3 diodes	390 Vdc	385 Vdc	98%	highest	hybrid resonant and PS PWM	highest
[6]	4 MOSFETs, 1 extra transformer	3 capacitors, 6 diodes	380 Vdc–400 Vdc	420 Vdc	98.6%	highest	hybrid resonant and PS PWM	highest
[7]	4 IGBTs	2 capacitors, 3 diodes	280 Vdc	120 Vdc	96.5%	High	PS PWM	low
[8]	4 IGBTs	2 diodes	537 Vdc	54 Vdc	94.3%	low	PS PWM	low
[9]	4 MOSFETs	1 capacitor, 4 diodes	42 Vdc	–	94.3%	medium	PS PWM	low
[10]	4 IGBTs	1 inductor, 1 capacitor, 3 diodes	250 Vdc–350 Vdc	50 Vdc	94.8%	medium	PS PWM	medium
[11]	4 MOSFETs, 2 diodes, 1 inductor	1 transformer, 2 diodes	270 Vdc	54 Vdc	93.4%	medium	PS PWM	high
[12]	4 IGBTs	2 MOSFETs, 4 diodes, 2 inductors, 2 capacitors,	325 Vdc	45 Vdc	94%	highest	an innovative control algorithm [12]	highest
[13]	4 MOSFETs	4 Si diodes, 4 SiC diodes	358.33 Vdc	402.9 Vdc	95%	low	Open loop	highest
[14]	4 IGBTs	0	200 Vdc	14 Vdc	93.7%	low	PS PWM + synchronous rectification	medium
[15]	4 MOSFETs, 2 diodes, 1 capacitor	1 diode with tapped-inductor	540 Vdc	25 Vdc	91.4%	highest	PS PWM	medium
Proposed Topology	4 IGBTs	0	540 Vdc	28 Vdc	93%	lowest	PS PWM	lowest

Fig. 10(d) shows the ZCS operation of the IGBTs in the lagging leg with load current adaptability. Notably, the device current drops to zero at the light-load condition before the gate signal is turned off. Thus, the ZCS is achieved at this point, although the ZVS condition of the lagging leg is still not obtained as shown in Fig. 10(e). Fig. 10(f) shows the test using the simple phase-shift modulation method.

C. Experimental Data and Discussion

Fig. 11 further provides the efficiency curve of the prototype. The expected high efficiency is guaranteed because of the topology with intrinsic soft switching and eliminated circulating current features. The maximum efficiency is approximately 93% under 540 Vdc input and 28 Vdc output condition, where auxiliary power and fan losses are also included.

The decrease in efficiency for currents of 30 A up to 40 A is caused by conduction losses, especially the output rectifying diodes. The impact of conduction losses is highly significant in converters with low output voltage and high output current, such as in our case. In addition, no energy recovery circuits are added in the converter to clamp rectify diode voltage spikes and to achieve forward and reverse recovery current optimization.

Nevertheless, the efficiency is relatively high, unlike the ZVS FB converter in Fig. 11. The only differences between these converters are that the IGBTs without body diodes in the lagging leg use the same devices with body diodes in the leading leg. High-output voltage and low-output current will be higher, especially in the case where the synchronous rectification technique or lossless energy recovery clamp circuits are introduced [30].

Fig. 12 shows the hot-spot temperature curves of the prototype devices. Thermal balance is achieved after 30 min of work. The maximum temperature increase is approximately 20 °C for primary switches and secondary diodes. The hottest component is the output choke, which is insensitive to the heat.

Table II further summarizes the current distribution for a parallel connection of two prototype modules. The current-sharing accuracy is in the 1% to 6% range in the entire load range with the current-sharing bus connected. Even at a light-load condition, the current distribution is insensitive to the noise. The error is mainly caused by the mismatching in circuit power stages because the sharing bus provides the same DC current reference. The implementation of the true $N + 1$ redundant system can then be conducted [25].

Table III further provides a comparative study of the possible prototype candidates. The proposed topology exhibits a suitable balance between performance and cost for industry application with the least components and devices in different possibilities.

VI. CONCLUSIONS

A novel inherent ZVZCS PS FB converter is proposed in this paper. The operation principles, specific design considerations, and experimental results are presented. The distinctive features of the proposed topology are summarized as follows.

- 1) The ZVS transition of the leading leg is supported by the secondary side filter inductance L_f and the transformer leakage inductance L_{lk} . Thus, the ZVS range of the leading leg is relatively wide.
- 2) The ZCS transition of the lagging leg and minimized circulating current can be achieved in the total line input and output load range through the use of IGBTs with the RB feature. Therefore, the turn-off and conduction losses of the IGBTs are significantly lowered.
- 3) The NPT-IGBT without a body diode can be a low-cost solution to replace RB IGBT for mass production. The optimization of switching performance of the RB IGBT is no longer a key issue that makes RB IGBT unacceptable in real applications. Common IGBT drivers are sufficient.
- 4) The low topology-complexity FB converter without any auxiliary circuit can be easily controlled with a simple PS PWM control strategy. A simple, low-cost, and robust democratic current-sharing circuit is introduced and verified in this study, which offers redundancy implementation, expandability of output power, and ease of maintenance features. This converter is an attractive alternative for compact and cost-effective applications with high-voltage input.

ACKNOWLEDGMENT

This work was supported in part by the National Natural Science Foundation of China (51207023) and the 2012 Special Fund for the Development of Small- and Medium-Sized Enterprises of Zhenjiang, China.

REFERENCES

- [1] Y. Jang, M. M. Jovanovic, and Y. M. Chang, "A new ZVS-PWM full bridge converter," *IEEE Trans. Power Electron.*, Vol. 18, No. 5, pp. 1122-1129, Sep. 2003.
- [2] T.-H. Kim, S. J. Lee, and W. Choi, "Design and control of the phase shift full bridge converter for the on-board battery charger of electric forklifts," *Journal of Power Electronics*, Vol. 12, No. 1, pp.113-119, Jan. 2012.
- [3] J. Biela, U. Badstuebner, and J. W. Kolar, "Design of a 5-kW, 1-U, 10-kW/dm³ resonant DC-DC converter for telecom applications," *IEEE Trans. Power Electron.*, Vol. 24, No. 7, pp.1701-1710, Jul. 2009.
- [4] B. McGrath, D. G. Holmes, P. J. McGoldrick, and A. D. McIver, "Design of a soft-switched 6-kW battery charger for traction applications," *IEEE Trans. Power Electron.*,

- Vol. 22, No. 4, pp. 1136 - 1143, Jul. 2007.
- [5] W. Yu, J.-S. Lai, W.-H. Lai, and H. Wan, "Hybrid resonant and PWM converter with high efficiency and full soft-switching range," *IEEE Trans. Power Electron.*, Vol. 27, No. 12, pp. 4925-4233, Dec. 2012.
- [6] B. Gu, C. Y. Lin, B. Chen, J. Dominic, and J.-S. Lai, "Zero-voltage switching PWM resonant full-bridge converter with minimized circulating losses and minimal voltage stresses of bridge rectifiers for electric vehicle battery chargers," *IEEE Trans. Power Electron.*, Vol. 28, No. 10, pp. 4657-4667, Oct. 2013.
- [7] J. -G. Cho, J. -W. Baek, C. -Y. Jeong, and G. -H. Rim, "Novel zero-voltage and zero-current-switching full-bridge PWM converter using a simple auxiliary circuit," *IEEE Trans Ind. Appl.*, Vol.35, No. 1, pp. 15-20, Jan. 1999.
- [8] R. Ruan and Y. Yan, "A novel zero-voltage and zero-current switching PWM full-bridge converter using two diodes in series with the lagging leg," *IEEE Trans. Ind. Electron.*, Vol. 48, No. 4, pp. 777-785, Aug. 2001.
- [9] W. Yu, J. -S. Lai, and H. Qian, "A family of novel zero-voltage and zero current switching full bridge converters using output voltage reset for fuel cell applications," in *Proc. Annu. Conf. IEEE Ind. Electron. Soc.*, pp. 622-627, Mar. 2007.
- [10] X. Wu, X. Xie, Z. Qian, and R. Zhao, "Low voltage and current stress ZVZCS full bridge DCDC converter using center tapped rectifier reset," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1470-1477, Mar.2008.
- [11] W. Chen, X. Ruan, Q. Chen, and J. Ge, "Zero-voltage-switching PWM full-bridge converter employing auxiliary transformer to reset the clamping diode current," *IEEE Trans. Power Electron.*, Vol. 25, No. 5, pp. 1149-1162, May 2010.
- [12] J. Dudrik, M. Bodor, and M. Pastor, "Soft-switching full-bridge PWM DC-DC converter with controlled output rectifier and secondary energy recovery turn-off snubber," *IEEE Trans. Power Electron.*, Vol. 29, No. 8, pp. 4116-4125, Aug. 2014.
- [13] R. Simanjorang, H. Yamaguchi, H. Ohashi, K. Nakao, T. Ninomiya, S. Abe, M. Kaga, and A. Fukui, "High-efficiency high-power dc-dc converter for energy and space saving of power-supply system in a data center," in *Proc. Appl. Power Electron. Conf.*, pp. 600-605, 2011.
- [14] S. Zeljkovic, T. Reiter, and D. Gerling, "Switching behavior of IGBTs in phase shift full bridge ZVT DC/DC converter," *PCIM Europe*, pp. 658-665, 2013.
- [15] E. Chu, X. Hou, H. Zhang, M. Wu, and X. Liu, "Novel zero-voltage and zero-current switching (ZVZCS) PWM three-level DC/DC converter using output coupled inductor," *IEEE Trans. Power Electron.*, Vol.29, No. 3, pp. 1082-1093, Mar. 2014.
- [16] T. Naito, M. Takei, M. Nemoto, T. Hayashi, and K. Ueno, "1200V reverse blocking IGBT with low losses for matrix converter," *International Symposium on Power Semiconductor Devices and ICs*, pp. 125-128, 2004.
- [17] C. Klumpner and F. Blaabjerg, "Using reverse-blocking IGBTs in power converters for adjustable-speed drives," *IEEE Trans. Ind. Appl.*, Vol.42, No. 3, pp. 807-816, May/June. 2006.
- [18] M. Amirabadi, J. Baek, and H. Toliyat, "Sparse AC-link buck-boost Inverter," *IEEE Trans. Power Electron.*, Vol. 29, No. 8, pp. 3942-3953, Aug. 2014.
- [19] H. Uemura, F. Krismer, and J. W. Kolar, "Comparative evaluation of T-type topologies comprising standard and reverse-blocking IGBTs," in *Proc. Energy Conversion Congress and Exposition*, pp.1288-1295, 2013.
- [20] K. Fujii, T. Kikuchi, H. Koubayashi, and K. Yoda, "1-MW advanced T-type NPC converters for solar power generation system," in *Proc. European Conference on Power Electronics and Applications (EPE)*, pp.1-10, 2013.
- [21] H. Sarnago, O. Lucia, A. Mediano, and J. M. Burdío, "Modulation scheme for improved operation of an RB-IGBT-based resonant inverter applied to domestic induction heating," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 5, pp. 2066-2073, May 2013.
- [22] G. -J. Su and P. Ning, "Loss modeling and comparison of VSI and RB-IGBT based CSI in traction drive applications," in *Proc. Transportation Electrification Conference and Expo (ITEC)*, pp.1-7, 2013.
- [23] P. J. Grbovic, F. Gruson, N. Idir, and P. Le Moigne, "Turn-on performance of reverse blocking IGBT (RB IGBT) and optimization using advanced gate driver," *IEEE Trans. Power Electron.*, Vol. 25, No. 4, pp. 970-980, Apr. 2014.
- [24] A. Lindemann, "A new IGBT with reverse blocking capability," Available online: www.ixys.com/Documents/AppNotes/IXAN0049.pdf
- [25] M. M. Jovanovic, D. E. Crow, and F.-Y. Lieu, "A novel, low-cost implementation of "democratic" load-current sharing of paralleled converter modules," *IEEE Trans. Power Electron.*, Vol. 11, No. 4, pp. 604-611, Jul. 1996.
- [26] V.-S. Nguyen, V.-L. Tran, W. Choi, and D.-W. Kim, "Analysis of the output ripple of the DC-DC boost charger for Li-Ion batteries," *Journal of Power Electronics*, Vol. 14, No. 1, pp. 135-142, Jan. 2014.
- [27] H.-G. Jeong and K.-B. Lee, "A controller design for a stability improvement of an on-board battery charger," *Journal of Electrical Engineering and Technology*, Vol. 8, No. 4, pp. 951-958, Jul. 2013
- [28] H.-G. Jeong and K.-B. Lee, "Controller design for a quick charger system suitable for electric vehicles," *Journal of Electrical Engineering and Technology*, Vol. 8, No. 5, pp. 1122-1130, Sep. 2013
- [29] J. Wang, F. Zhang, C. Gong, and R. Chen, "Modeling and analysis of a buck/boost bidirectional converter with developed PWM switch model," in *Proc. 8th International Conference on Power Electronics and ECCE Asia (ICPE & ECCE)*, pp.705-711, 2011.
- [30] H. Cha, L. Chen, R. Ding, Q. Tang, and F. Z. Peng, "An alternative energy recovery clamp circuit for full-bridge PWM converters with wide ranges of input voltage," *IEEE Trans. Power Electron.*, Vol. 23, No. 6, pp. 2828-2837, Nov. 2008.



Jianhua Wang was born in Nantong, China. He received his B.S. and Ph.D. in Electrical Engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2004 and 2010 respectively. He joined the faculty of the School of Electrical Engineering in Southeast University, Nanjing, China, in 2010, where he is currently a lecturer. He has published more than 30 technical papers and is the holder of two China patents. His main research interests are general power electronic circuit topologies, modeling, control, and power electronics system stability, solid-state power electronics transformer, and high-performance power conversions for renewable energy, ship, vehicle, and aerospace applications.



Baojian Ji was born in Yancheng, China. He received his B.S. in Automation Engineering from Nanjing Normal University, Nanjing, China, M.S. in Electrical Engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, and Ph.D. in Electrical Engineering from the Southeast University, Nanjing in 2002, 2007, and 2012,

respectively. He joined Nanjing University of Technology as a lecturer in 2007, where he is currently the Head of the Department of Electrical Engineering. He has published more than 20 technical papers. His research interest includes the digital control technique and development of a grid-tied inverter for renewable energy applications.



Hongbo Wang was born in Yichun, China. She received her B.S. in Electrical Engineering from Jiangsu University, Zhenjiang, China, in 1992. She is now the vice-chief engineer of the System Integration Department of SaierNico Electric & Automation LTD., Zhenjiang, China. Her research interests are marine automation and

switchboard systems.



Naifu Chen was born in Yancheng, China. He received his B.S. and M.S. in Electrical Engineering from Nanjing University of Technology, Nanjing, China in 2007 and 2014 respectively. He joined Shanghai Acrel LTD., Shanghai, China, in 2014, where he is currently an R&D Engineer. His research interests are battery chargers and PV

inverters.



Jun You was born in Nanjing, China. He received his B.S. in Automation from Nanjing University of Aeronautics and Astronautics, Nanjing, China in 1998. He received his M.S. in Power Electronics and Electrical Drives and Ph.D. in Electrical Engineering from Southeast University, Nanjing, China in 2001 and 2012

respectively. He has been with the School of Electrical Engineering, Southeast University since 2001, where he is currently an associate professor. He has also been the Deputy Director of the Suzhou Key Laboratory of Electrical Equipment and Automation of Research Institute of Southeast University in Suzhou, China, since 2010. His main research interests include power electronics, grid-connected renewable energy systems, and power quality monitoring.