Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Research on In-band Spurious Evasion Techniques of Hybrid Frequency Synthesizer

  • Received : 2015.02.09
  • Accepted : 2015.05.13
  • Published : 2015.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

The study aims to a design hybrid frequency synthesizer in spectrum analyzer and to propose new techniques designed for evasion of in-band spurious. The study focuses on calculating the exact location of multiple phase locked loop of hybrid frequency synthesizer and spurious of direct digital synthesizer to evade in-band spurious outside of frequency range that the user wants to see and thereby simulating technique to improve input related spurious of spectrum analyzer for algorithm. The proposed technique is designed to calculate spurious evasion algorithm in central processing system when in-band spurious arises, and to move output frequency of DDS(direct digital synthesizer) into the place where no in-band spurious exists thereby improving performance of frequency synthesizer. The study used simulation and result representation to prove the effectiveness of the proposed technique.

Keywords

References

  1. Vadim Manassewitsch,"Frequency Synthesizers Theory and Design"
  2. U. Rohde, "Digital PLL Synthesizers: Design and Applications", Prentice Hall, Upper Saddle River,NJ, 1983.
  3. J. Gorsky-Poiel(ed), "Frequency Synthesis and Application", IEEE Press 1975.
  4. William F.Egan, "Practical RF System Design"
  5. Dean Banerjee, National Semiconductor, " PLL Performance"
  6. J. Noordanus, "Frequency Synthesizers A Survey of Techniques", IEEE Trans. Comm. Com-17, #2, April, 1969.
  7. V. S. Reingrdt, "Frequency Synthesizer Basics", Tutorial for the 1993 IEEE International Frequency Control Symposium.
  8. M. Hu, L. Wang, and X. Tang, "A low spurious and small step frequency synthesizer based on PLL-DDS-PLL architecture," in Proc.11th IEEE Singapore Int. Conf. Commun. Syst. 2008, pp. 1471-1474.
  9. T.M. Higgins, "Analog output system design for a multifunction synthesizer," Hewlett-Packard J., vol. 40, no. 1, 1989.
  10. Steve Williams, Tony Caviglia, Cadence Design Systems, "Simulating PLL reference spurs"
  11. Chembiyan Thambidurai, Nagendra Krishnapura, Indian Institute of Technology, "Spur reduction in wideband PLLs by random positioning of charge-pump current pulses"
  12. H. T. Nicholas and H. Samueli, "An Analysis of the Output of Direct Digital Frequency Synthesizers in the Presence of Finite Word Length Effects," 42nd Frequency Control Symposium,1987.
  13. V. S. Reingardt, "Direct Digital Synthesizers", Proceedings of the 17th Annual Precise Time and Time Interval Planning Meeting.
  14. V. S. Reinhardt, "Spur Reduction Techniques in Direct Digital Synthesizers", 1993 IEEE International Frequency Control Symposium.
  15. F. Bohn, K. Dasgupta, and A. Hajimiri, "Closed-loop spurious tone reduction for self-healing frequency synthesizers," in IEEE Radio Freq. Integr. Circuits Symp., Jun. 2011, pp. 1-4.
  16. Zhang Jun-an, Li Guang-jun, Zhang Rui-tao, Li Jiao-xue, Wey Ya-fenng, Yan Bo and Li Ru-zhang, "A 2.5GHz Direct Digital Frequency Synthesizer with spurious noise cancellation", IEICE Electronics Express, Vol.11, No.14, 1-11, July 25 2014.
  17. F.Bohn, K.Dasgupta and A.Hajimiri, "Closed-loop spurious tone reduction for self-healing frequency synthesizers," IEEE RFIC Sym. Dig., June 2011.
  18. Alexander Chenakin, "Frequency Synthesis : Current Solutions and New Trends", Microwave Journal, May 2007.