IEIE Transactions on Smart Processing and Computing

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Core-A: A 32-bit Synthesizable Processor Core

  • Kim, Ji-Hoon (Department of Electronics Engineering, Chungnam National University) ;
  • Lee, Jong-Yeol (Division of Electronic Engineering, Chonbuk National University) ;
  • Ki, Ando (R&D Center, Dynalith Systems)
  • Received : 2014.11.20
  • Accepted : 2015.02.12
  • Published : 2015.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

Core-A is 32-bit synthesizable processor core with a unique instruction set architecture (ISA). In this paper, the Core-A ISA is introduced with discussion of useful features and the development environment, including the software tool chain and hardware on-chip debugger. Core-A is described using Verilog-HDL and can be customized for a given application and synthesized for an application-specific integrated circuit or field-programmable gate array target. Also, the GNU Compiler Collection has been ported to support Core-A, and various predesigned platforms are well equipped with the established design flow to speed up the hardware/software co-design for a Core-A-based system.

Keywords

References

  1. C. Demerjian, "A Long Look at How ARM Licenses Chips,"
  2. OpenCores
  3. RISC-V ISA
  4. Microprocessor Report, "The Case for Licensed Instruction Sets," The Linley Group, Aug. 18, 2014.
  5. Ji-Hoon Kim, et al., "Design of High-Performance 32-bit Embedded Processor," pp. III-54 -III-55, ISOCC 2008. doi: 10.1109/SOCDC.2008.481574
  6. Dynalith Systems Co.
  7. Hennessy and Patterson, "Computer Architecture: a quantitative approach," Morgan Kaufmann Publishers.
  8. CoreMark - An EEMBC Benchmark, http://www.eembc.org/coremark
  9. ARM Holdings
  10. Jingzhe Xu, et al., "Design and Verification of Efficient On-Chip Debugger for Core-A," Journal of IEEK - SD, vol. 47, no. 4, pp. 322-333, Apr. 2010.
  11. Xuelong Xu, et al., "The Design of Multi-media SoC Platform Based on Core-A Processor," Journal of IEEK, vol. 50, no. 6, pp. 1415-1420, June 2013. doi: 10.5573/ieek.2013.50.6.099
  12. Ando Ki, "Application design using Core-A processor," Hongrung Publishing Co., 2011.
  13. Microprocessor Report, "Casting Off the Pipeline," The Linley Group, Nov. 10, 2014.
  14. The LLVM Compiler Infrastructure

Cited by

  1. Mass measurement method based on resonance frequency of the capacitive thin membrane sensor vol.32, pp.7, 2018, https://doi.org/10.1007/s12206-018-0628-4