IEIE Transactions on Smart Processing and Computing

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Real-time Ray-tracing Chip Architecture

  • Received : 2014.11.20
  • Accepted : 2015.02.12
  • Published : 2015.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we describe the world's first real-time ray-tracing chip architecture. Ray-tracing technology generates high-quality 3D graphics images better than current rasterization technology by providing four essential light effects: shadow, reflection, refraction and transmission. The real-time ray-tracing chip named RayChip includes a real-time ray-tracing graphics processing unit and an accelerating tree-building unit. An ARM Ltd. central processing unit (CPU) and other peripherals are also included to support all processes of 3D graphics applications. Using the accelerating tree-building unit named RayTree to minimize the CPU load, the chip uses a low-end CPU and decreases both silicon area and power consumption. The evaluation results with RayChip show appropriate performance to support real-time ray tracing in high-definition (HD) resolution, while the rendered images are scaled to full HD resolution. The chip also integrates the Linux operating system and the familiar OpenGL for Embedded Systems application programming interface for easy application development.

Keywords

References

  1. Woo-Chan Park et al., "RayChip$^{(R)}$: Real-time Raytracing Chip for Embedded Applications," in A Symposium on High-Performance Chips, HotChips Presentation, Aug. 2014.
  2. Jae-Ho Nah et al., "RayCore: A Ray-Tracing Hardware Architecture for Mobile Devices," in ACM Transactions on Graphics, Vol. 33, No. 5, Article 162, Aug. 2014.
  3. D. Kopta, et al., "Efficient MIMD Architectures for High-Performance Ray Tracing," in IEEE International Conference on Computer Design, pp. 9-16, Oct. 2010.
  4. Jorg Schmittler et al., "Realtime ray tracing of dynamic scenes on an FPGA chip," in Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware, pp. 95-106. 2004.
  5. Sven Woop et al. "RPU: A programmable ray processing unit for realtime ray tracing." ACM Trans. Graph, pp. 24, 3, 434-444. 2005. https://doi.org/10.1145/1073204.1073211
  6. Sven Woop et al. "Estimating performance of a raytracing ASIC design." in Proceedings of the IEEE/EG Symposium on Interactive Ray Tracing, pp.7-14. 2006.
  7. Sven Woop et al. "B-KD trees for hardware accelerated ray tracing of dynamic scenes." in Proceedings of the 21 ACM SIGGRAPH/EUROGRAPHICS Symposium on Graphics Hardware (GH'06), pp. 67-77. 2006.
  8. M. Shevtsov, A. Soupikov, and A. Kapustin, "Highly parallel fast kd-tree construction for interactive ray tracing of dynamic scenes," Computer Graphics Forum, Vol. 26, No. 3, pp. 395-404, Sept. 2007.
  9. I. Wald and V. Havran, "On Building Fast kd-trees for Ray Tracing, and on Doing That in O(N log N)," IEEE Symposium on Interactive Ray Tracing, pp. 61-69, 2006.