Acknowledgement
Supported by : 한국연구재단
References
- RTSJ, [Online]. Available: http://www.rtsj.org/docs/docs.html
- S. Rostedt and D. V. Hart, "Internals of the RT Patch," Proc. of the Real-Time Systems Symposium, Vol. 2, pp. 161-172, 2007.
- A. Douillet and G. R. Gao, "Software-pipelining on Multi-core Architectures," Proc. of the International Conference on Parallel Architecture and Compilation Techniques, pp. 39-48, 2007.
- H. Wei, J. Yu, H. Yu, M. Qin, and G. R. Gao, "Software Pipelining for Stream Programs on Resource Constrained Multicore Architectures," IEEE Trans. Parallel and Distributed Systems, Vol. 23, No. 12, pp. 2338-2350, 2012. https://doi.org/10.1109/TPDS.2012.41
- Y.-S. Chiu, C.-S. Shih, and S.-H. Hung, "Pipeline Schedule Synthesis for Real-Time Streaming Tasks with Inter/Intra-instance Precedence Constraints," Proc. of the conference of Design, Automation, and Test in Europe, pp. 1-6, 2011.
- A. Canedo, L. Dalloro, and H. Ludwig, "Pipelining for Cyclic Control Systems," Proc. of the International Conference on Hybrid Systems: Computation and Control, pp. 223-232, 2013.
- A. Canedo, H. Ludwig, and M. A. A. Faruque, "High Communication Throughput and Low Scan Cycle Time with Multi-/Many-Core Programmable Logic Controllers," IEEE Embedded Systems Letters, DOI 10.1109/LES.2014.2299731, 2014.
- EtherCAT, [Online]. Available: http://www.ethercat.org/en/technology.html