IEIE Transactions on Smart Processing and Computing

Design of 10-bit 10MS/s Time-Interleaved Flash-SAR ADC Using Sharable MDAC

Sung-Han Do, Seong-Jin Oh, Dong-Hyeon Seo, Juri Lee, and Kang-Yoon Lee

Sungkyunkwan University {dsh0308, geniejazz, dhblackbox, juri, klee@skku.edu}

* Corresponding Author: Kang-Yoon Lee

Received April 5, 2014; Revised June 13, 2014; Accepted November 19, 2014; Published February 28, 2015

* Regular Paper

Abstract: This paper presents a 10-bit 10 MS/s Time-Interleaved Flash-SAR ADC with a shared Multiplying DAC. Using shared MDAC, the total capacitance in the SAR ADC decreased by 93.75%. The proposed ADC consumed 2.28mW under a 1.2V supply and achieved 9.679 bit ENOB performance. The ADC was implemented in 0.13µm CMOS technology. The chip area was $760 \times 280 \,\mu\text{m}^2$.

Keywords: Time-Interleaved, Flash-SAR ADC, Multiplying DAC

1. Introduction

Among the many types of ADCs (Analog to Digital Converters), the SAR ADC is used widely because of its advantages of low power consumption and simplicity. However, an exponential increase in the capacitance with increasing resolution restricts the use of applications requiring high conversion speeds.

On the other hand, Flash ADC, having the highest conversion speed in many types of ADC, has great power consumption and chip area. Therefore, flash ADC is limited under 8 bit resolution.

Pipeline ADC can be a good alternative to use a fast conversion speed in a small area. However, because the op-amp based MDAC should be used at each stage, it requires a relatively large current.

Therefore, there has been some research on Time-Interleaving ADC, such as : Flash-SAR ADC [1, 2], pipelined-SAR ADC [3].

This paper presents a 10-bit 10MS/s Time-Interleaved Flash-SAR ADC architecture with the fast speed of a flash ADC and the low power of a SAR ADC. In addition, a Sharable Multiplying-DAC was added to remove the unnecessary increase in capacitance.

The remainder of this paper is organized as follows. Section 2 presents the architecture of the proposed Time-Interleaved Flash-SAR ADC. Section 3 presents a detailed description of the proposed building blocks. Section 4 shows the experimental results. The conclusions are reported in Section 5.

2. Time-Interleaved Flash-SAR ADC Architecture

Fig. 1(a) shows a conceptual block diagram of Flash-SAR ADC. In the Flash-SAR ADC architecture, the frontend flash ADC receives an analog input signal ($V_{\rm IN}$) and decides the MSBs. Using these bits, MDAC conducts a residue process to make the input of the back-end SAR ADC. Finally, the remaining LSBs are achieved in SAR ADC.

Fig. 1(b) shows the operation of the ADC. Note that because $MDAC_{OUT}$ is amplified by a factor of 4 (in this example), the resolution of back-end SAR ADC can be decreased.

As shown in Fig. 1(c), the flash ADC uses only 1 clock cycle for its MSBs conversion and the SAR ADC can start its operation. Therefore, if only 1 channel SAR ADC is used, the front-end flash ADC does not work during the SAR ADC's successive process period.

Using a multi-channel SAR ADC with the time-interleaving method, the idle time of flash ADC can be removed and at every clock cycle, a new analog input (V_{IN}) can be processed in the flash ADC.



Fig. 1. (a) Conceptual Block Diagram of the Flash-SAR ADC (5-bit example), (b) Operation of the Flash-SAR ADC, (c) Timing diagram of Flash-SAR ADC.

On the other hand, using a multi-channel SAR ADC makes the architecture too bulky. Fig. 2(a) shows the 10-bit Time-Interleaved flash-SAR ADC combined 4-bit flash ADC with a 6 channel 10-bit SAR ADC using thermometer code.

Although this architecture has the advantage of a faster conversion speed than the conventional SAR ADC, the total capacitance, dominant area of SAR ADC, increases 6 times compared to the conventional 10-bit SAR ADC.

On the other hand, the proposed 10-bit Time-Interleaved Flash SAR ADC has a sharable MDAC between 4-bit Flash ADC and 6-bit SAR ADC. By implementing the sharable MDAC, a 2^4 -1 bit thermometer CDAC in the fine SAR ADC can be removed so that the size of the ADC can be decreased dramatically.

Table 1 lists the comparison results of the total capacitance of each ADC type. Compared to the conventional 10-bit flash-SAR ADC using the Thermometer CDAC [1, 2], the proposed flash-SAR ADC in this paper can reduce the total capacitance 2^4 times, which leads





Fig. 2. (a) Block diagram of the Time-Interleaved Flash-SAR ADC architecture using a thermometer CDAC, (b) Block diagram of the proposed Time-Interleaved Flash-SAR ADC Block Diagram.

Table 1. Total Capacitance of each ADC Type (@ 10 bit).

Type of ADC	Total Capacitance
10 Bit SAR ADC	2^{10} C
10 Bit Flash SAR ADC (4b flash + 6*10b SAR) (Thermometer CDAC) [1, 2]	$2^{10}C\times 6$
10 Bit Flash SAR ADC (4b flash + 6*6b SAR) (Proposed)	$2^6 \mathrm{C} \times 6$

directly to the reduction of the total size of the circuit.

Moreover, to minimize the area and current consumption of the SAR ADC in each channel, a Dual-Sampling SAR ADC structure was adopted and Adaptive Power Control (APC) mode was added to the comparator of the SAR ADC.

Fig. 3 shows the timing diagram of the proposed 10-bit 10MS/s Time-Interleaved Flash-SAR ADC.

At a sample rate of 10MS/s, the duties of the Clock and Start of Conversion (SOC) signal were 50% and 25%, respectively, and the sampling frequency was 10MHz. When the SOC signal was high, the Sample & Hold circuit in the ADC samples the analog input signal V_{IN} . On the other hand, when the SOC signal is low, the Sample & Hold circuit maintains the sampled signal V_{IN} , and the Flash ADC and MDAC process the sampled signal V_{IN} .



Fig. 3. Timing diagram of the proposed 10 bit 10MS/s Time Interleaved Flash-SAR ADC.

The front-end flash ADC decides 4-bit MSBs then these bits control the MDAC for the residue process. After the residue process, the back-end 6-bit SAR ADC can use the output voltage of the MDAC as the input voltage. Note that when the SAR ADC starts its MSB decision process using the previous one, the flash ADC samples the new input voltage simultaneously.

In this architecture, a 7 clock cycle latency exists. Therefore, the output code of flash ADC should maintain its value 6 clock cycles and merge the back-end SAR ADC output code. Therefore, flip-flops are designed as an output merge block. These flip-flops use the EOC (end of conversion) signal of each channel for triggering.

3. Building Blocks

To reduce the chip area, the dual-sampling SAR ADC structure was implemented [4]. Fig. 4 shows a block diagram of the implemented SAR ADC. In general, a 6-bit SAR ADC requires 2⁶C for its binary searching algorithm. On the other hand, in this architecture, using a single sampling capacitor on the opposite side of CDAC, the total capacitance of SAR ADC is reduced to almost a half. Therefore, the area of 6-channel SAR ADC can be decreased.

In ADC, a comparator is one of the most important blocks because it greatly affects the accuracy and power consumption of ADC. Fig. 5 presents a schematic diagram of the comparator [5]. This is a combined structure of a preamplifier stage and dynamic latch stage. The use of a pre-amplifier at the input stage can reduce the effect of kickback noise. In addition, using the Adaptive Power Control (APC) function, the unnecessary power consumption can be reduced.



Fig. 4. Block Diagram of 6-bit SAR ADC.



Fig. 5. Schematic of the Comparator in SAR ADC.

In this paper, a sharable MDAC was implemented to reduce the total capacitance in SAR ADC.



(b)





Fig. 7. Layout of the proposed architecture.

Fig. 6(a) describes the residue process in MDAC. After flash ADC decides the 4-bit MSB codes, these codes can be used in MDAC. Using these MSBs, the coefficient k is decided from 0 to 15/16, and calculated with an analog input V_{IN}. Finally, by multiplying residue value by 2^4 , the output of the MDAC is generated as follows:

$$MDAC_{OUT} = {}^{4} \left({}_{IN} - \cdot {} \right)$$
(1)

After the MDAC_{OUT} is made, it is delivered to the input of the 6 channel SAR ADC and used to determine the remaining LSB 6-bits.

4. Experimental Results

The proposed ADC designed with a 0.13 μ m CMOS occupies 760 × 280 μ m² (Fig. 7). The size of the flash ADC, MDAC and SAR ADC is 170 × 280 μ m², 180 × 280 μ m² and 370 × 280 μ m², respectively.

Fig. 8(a) shows the simulation results of the differential nonlinearity (DNL) and integral nonlinearity (INL). The peak DNL and INL were -1.000/0.998 LSB and -0.955/0.937 LSB, respectively. Fig. 8(b) shows the FFT



Fig. 8. (a) INL/DNL Results, (b) SNDR / ENOB Results.

Table 2. Performance Summary.

0.13 um
1.2 V
10 bits
10 MS/s
2.28 mW
-1.000 ~ 0.998 LSB
-0.955 ~ 0.937 LSB
60.025 dB
9.679 bits
0.21 mm ²

spectrum at a 10-MS/s sampling rate. The result of SNDR is 60.025 dB. The resulting ENOB is 9.679 bits. At a 1.2 V supply voltage, the proposed ADC consumes 2.28 mW. The figure-of-merit of the ADC was calculated using the following equation.

$$FOM = \frac{Power}{2^{ENOB} \times f_{s}}$$
(2)

The FOM of the proposed Time-Interleaved Flash-SAR ADC is a 278.14fJ/conversion-step.

5. Conclusion

A Time-Interleaved Flash SAR ADC using a sharable MDAC was presented. The proposed ADC architecture can lead to a faster conversion speed than the conventional SAR ADC and a smaller total capacitance than the other Time-Interleaving ADC architecture.

The proposed ADC achieves a 10MS/s operation speed with a power consumption of 2.28mW. In addition. it has a FOM of 278.14 fJ/conversion-step and occupies an active area of only 0.21 mm².

Acknowledgement

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2013R1A1A2010114).

This work was supported by IDEC (IPC, EDA Tool, MPW).

References

- [1] Ba Ro Saim Sung, Sang-Hyun Cho, Chang-Kyo Lee, Jong-In Kim, and Seung-Tak Ryu "A Time-Interleaved Flash-SAR Architecture for High Speed A/D Conversion." ISCAS 2009, <u>Article (CrossRef Link)</u>
- [2] Ba Ro Saim Sung, Chang-Kyo Lee, Wan Kim, Jong-In Kim, Hyeok-Ki Hong, Ghil-geun Oh, Choong-Hoon Lee, Michael Choi, Ho-Jin Park, and Seung-Tak Ryu "A 6 bit 2 GS/s Flash-Assisted Time-Interleaved (FATI) SAR ADC with Background Offset Calibration." ASSCC 2013, <u>Article (CrossRef Link)</u>
- [3] Lu Sun, Yuxiao Lu and Tingting Mo "A 300MHz 10b Time-Interleaved Pipelined-SAR ADC.", CARFIC 2013, <u>Article (CrossRef Link)</u>
- [4] Binhee Kim, Long Yan, Jerald Yoo, Namjun Cho, and Hoi-Jun Yoo "An Energy-Efficient Dual Sampling SAR ADC with Reduced Capacitive DAC." ISCAS 2009, Article (CrossRef Link)
- [5] Song Lan, Chao Yuan, Yvonne Y.H.Lam and Liter Siek "An Ultra Low-Power Rail-to-Rail Comparator for ADC Designs.", MWSCAS 2011, <u>Article</u> (CrossRef Link)



Sung-Han Do was born in Jinju, Korea, in 1988. He received his B.S. degree from the Department of Semiconductor Systems Engineering at Sungkyunkwan University, Suwon, Korea, in 2014. He is currently working toward a M.S. degree in Semiconductor Display Engineering at

Sungkyunkwan University. His research interests include Analog to Digital Converters and Sensor Interfaces designs.



Seong-Jin Oh was born in Seoul, Korea. He received his B.S. degree from the Department of Electronic Engineering at Sungkyunkwan Univerity, Suwon, Korea, in 2014, where he is currently working toward the Combined Ph.D. and M.S degree in School of Information and Communi-

ation Engineering. His research interests include CMOS RF transceiver, Phase Locked Loop, Push-Push Voltage Controlled Oscillator.



Dong-Hyeon Seo was born in Incheon, Korea, in 1988. He received his B.S. degree from the Department of Electronics Engineering at Incheon National University, Incheon, Korea, in 2014. He is currently working toward a M.S. degree in Electrical and Computer Engineering at Sungkyun-

wan University. His research interests include Analog to Digital Converter and Wireless Power Transfer.



Juri Lee received her B.S. degree from the Department of Electronic Engineering at Konkuk University, Seoul, Korea, in 2013, where she is currently working toward a combined Ph.D. & M.S degree in the School of Information and Communication Engineering, Sungkyunkwan University.

Her research interests include VCSEL drivers and CMOS RF transceivers.



Kang-Yoon Lee was born in Jeongup, Korea, in 1972. He received his B.S., M.S. and Ph.D. degrees in the School of Electrical Engineering from Seoul National University, Seoul, Korea, in 1996, 1998 and 2003, respectively. From 2003 to 2005, he was with GCT Semiconductor Inc., San Jose, CA,

where he was a Manager of the Analog Division and worked on the design of the CMOS frequency synthesizer for CDMA/PCS/PDC and single-chip CMOS RF chip sets for W-CDMA, WLAN, and PHS. From 2005 to 2011, he was with the Department of Electronics Engineering, Konkuk University as an Associate Professor. Since 2012, he has been with the School of Information and Communication Engineering, Sungkyunkwan University, where he is currently an Associate Professor. His research interests include implementation of power integrated circuits, CMOS RF transceiver, analog integrated circuits, and analog/digital mixed-mode VLSI systems.

Copyrights © 2015 The Institute of Electronics and Information Engineers