마이크로전자및패키징학회지 (Journal of the Microelectronics and Packaging Society)

  • 제22권4호
  • /
  • Pages.99-104
  • /
  • 2015
  • /
  • 1226-9360(pISSN)
  • /
  • 2287-7525(eISSN)
한국마이크로전자및패키징학회 (The Korean Microelectronics and Packaging Society)
권호 표지
DOI QR코드

DOI QR Code

TSV 구리 필링 공정에서 JGB의 농도와 전류밀도의 상관 관계에 관한 연구

Study on the Relationship between Concentration of JGB and Current Density in TSV Copper filling

  • Jang, Se-Hyun (Dept. of Materials Science and Engineering, Hongik University) ;
  • Choi, Kwang-Seong (IT Materials and Components Laboratory, ETRI) ;
  • Lee, Jae-Ho (Dept. of Materials Science and Engineering, Hongik University)
  • 투고 : 2015.12.04
  • 심사 : 2015.12.29
  • 발행 : 2015.12.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

비아 필링에 있어서 void나 seam 생성이 없이 비아를 채우는 것은 매우 중요한 사항으로 전류밀도, 전류모드, 첨가제 등을 변화시켜 결함없는 비아를 얻어왔다. 그러나 다양한 첨가제의 부산물이 오염의 원인이 되며 도금액의 수명을 줄이는 문제점이 있었다. 본 연구에서는 오염을 최소화하기 위하여 다른 첨가제가 없이 JGB만을 사용하여 JGB 농도와 전류밀도 변화에 따른 비아 필링 현상을 연구하였다. 지름이 $15{\mu}m$이며 종횡비 4인 비아가 사용되었으며 펄스전류를 이용하여 도금을 하였다. 전류밀도는 $10{\sim}20mA/cm^2$, JGB 농도는 0~25 ppm까지 변화시키면서 JGB 농도와 전류밀도와 의 상관관계를 mapping 하였다. 그로부터 지름이 $15{\mu}m$이며 종횡비 4인 비아 필링의 최적 조건을 확립하였다.

The requirement for success of via filling is its ability to fill via holes completely without producing voids or seams. Defect free via filling was obtained by optimizing plating conditions such as current mode, current density and additives. However, byproducts stemming from the breakdown of these organic additives reduce the lifetime of the devices and plating solutions. In this study, the relationship between JGB and current density on the copper via filling was investigated without the addition of other additives to minimize the contamination of copper via. AR 4 with $15{\mu}m$ diameter via were used for this study. The pulse current was used for the electroplating of copper and the current densities were varied from 10 to $20mA/cm^2$ and the concentrations of JGB were varied from 0 to 25 ppm. The map for the JGB concentration and current density was developed. And the optimum conditions for the AR 4 via filling with $15{\mu}m$ diameter were obtained.

키워드

참고문헌

  1. J. Sun, K. Kondo, T. Okamura, S. J. Oh, M. Tomisaka, H. Yonemura and M. Hoshino, "High-Aspect-Ratio Copper Via Filling Used for Three-Dimensional Chip Stacking", J. Electrochem. Soc., 150(6), G55 (2003).
  2. M. Hirano, K. Nishikawa, I. Toyoda, S. Aoyama, S. Sugitani and K. Yamasaki, "Three-dimensional Interconnect Technology for Ultra-compact MMICs", Solid-State Electron., 41(10), 1451 (1997). https://doi.org/10.1016/S0038-1101(97)00088-9
  3. S. Sheng, A. Chandrakasan and R. W. Brodersen, "A Portable Multimedia Terminal", IEEE Commun. Mag., 30(12), 64 (1992). https://doi.org/10.1109/35.210358
  4. T. Yoshinaga and M. Nomura, "Trends in R&D in TSV Technology for 3D LSI Packaging", Science & Technology Trends, Quarterly Rev., 37, 26 (2010).
  5. N. Tanaka and Y. Yoshimira, "Ultra-Thin 3D-Stacked SiP Formed Using Room-Temperature Bonding between Stacked Chips", Proc. 54th Electronic Components and Technology Conf., 788 (2005).
  6. S. Miura and H. Honma, "Advanced Copper Electroplating for Application of Electronics", Surf. Coat. Technol., 91, 169 (2003).
  7. L. Hofmann, R. Ecke, S. E. Schulz and T. Gessner, "Investigations Regarding Through Silicon Via Filling for 3D Integration by Periodic Pulse Reverse Plating with and without Additives", Microelectron. Eng., 88(5), 705 (2011). https://doi.org/10.1016/j.mee.2010.06.040
  8. D. Josell, B. Baker, C. Witt, D. Wheeler and T. P. Moffat, "Via Filling by Electrodeposition", J. Electrochem. Soc., 149(12), C637 (2002). https://doi.org/10.1149/1.1517583
  9. T. P. Moffat, D. Wheeler, S. K. Kim and D. Josell, "Curvature Enhanced Adsorbate Coverage Mechanism for Bottom-Up- Superfilling and Bump Control in Damascene Processing", Electrochim. Acta, 53, 145 (2007). https://doi.org/10.1016/j.electacta.2007.03.025
  10. S. K. Kim, D. Josell and T. P. Moffat, "Electrodeposition of Cu in the PEI-PEG-Cl-SPS Additive System", J. Electrochem. Soc., 153(9), C616 (2006). https://doi.org/10.1149/1.2216356
  11. S. J. Lee, Y. J. Jang, J. H. Lee and J. P. Jung, "Cu-Filling Behavior in TSV with Positions in Wafer Level", J. Micro-electron. Packag. Soc., 21(4), 91 (2014).
  12. T. P. Moffat, D. Wheeler, C. Witt and D. Josell, "Superconformal Electrodeposition Using Derivitized Substrates", Electrochem. Solid-State Lett., 5(12), C110 (2002). https://doi.org/10.1149/1.1521290
  13. W. P. Dow and M. Y. Yen, "Microvia Filling over Self-Assembly Disulfide Molecule on Au and Cu Seed Layers", Electrochem. Solid-State Lett., 8(11), C161 (2005). https://doi.org/10.1149/1.2039957
  14. W. P. Dow, C. C. Li, M. W. Lin, G. W. Su and C. C. Huang, "Copper Fill of Microvia Using a Thiol-Modified Cu Seed Layer and Various Levelers", J. Electrochem. Soc., 156(8), D314 (2009). https://doi.org/10.1149/1.3147273
  15. M. W. Jung, K. T. Kim, Y. S. Koo and J. H. Lee, "The Effects of Levelers on Electrodeposition of Copper in TSV Filling", J. Microelectron. Packag. Soc., 19(2), 55 (2012). https://doi.org/10.6117/kmeps.2012.19.2.055

피인용 문헌

  1. Effects of Leveler Concentration in High Aspect Ratio Via Filling in 3D SiP vol.58, pp.2, 2017, https://doi.org/10.2320/matertrans.MA201607