참고문헌
-
Y. Moghe, T. Lehmann, T. Piessens, "Nanosecond Delay Floating High Voltage Level Shifters in a
$0.35{\mu}m$ HV-CMOS Technology," IEEE J. of Solid- State Circuits, vol. 46, no. 2, pp. 485-497, Feb. 2011. https://doi.org/10.1109/JSSC.2010.2091322 -
B. Serneels, T. Piessens, M. Steyaert, et al., "A High-Voltage Output Driver in a 2.5V
$0.25{\mu}m$ CMOS Technology," IEEE J. of Solid-State Circuits, vol. 40, no. 3, pp.576-583, Mar. 2005. https://doi.org/10.1109/JSSC.2005.843599 - E. Mentze, H. Hess, K. Buck, et al., "A Scalable High-Voltage Output Driver for Low-Voltage CMOS Technologies," IEEE Trans. on VLSI systems, vol. 14, no. 12, pp. 1347-1353, Dec. 2006. https://doi.org/10.1109/TVLSI.2006.887812
- J. Fritzin, C. Svensson, A. Alvandpour, "Analysis of a 5.5V Class-D Stage Used in +30dBm Outphasing RF PAs in 130nm and 65nm CMOS," IEEE. Trans. on Circuits and Systems II, vol. 59, no. 11, Nov. 2012.
-
J. Raszka, M. Advani, V. Tiwari, et al., "Embedded Flash Memory for Security Applications in a
$0.13{\mu}m$ CMOS Logic Process," IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 46-47, 2004. - H. Dagan, A. Teman, E. Pikhay, et al., "A Low Power DCVSL-Like GIDL-Free Voltage Driver for Low-Cost RFID Nonvolatile Memory," IEEE J. of Solid-State Circuits, vol. 48, no. 6, pp. 1497-1510, Jun. 2013. https://doi.org/10.1109/JSSC.2013.2252524
-
S. Kulkarni, S. Pae, Z. Chen, et al., "A 32nm High-k and Metal-Gate Anti-Fuse Array Featuring a
$0.01{\mu}m2$ 1T1C Bit Cell," IEEE Symp. on VLSI Technology, pp. 79-80, 2012. - S. Song, K. Chun, C. H. Kim, "A Logic-Compatible Embedded Flash Memory for Zero-Standby Power System-on-Chips Featuring a Multi-Story High Voltage Switch and a Selective Refresh Scheme," IEEE J. of Solid-State Circuits, vol. 48, no. 5, pp. 1302-1314, May 2013. https://doi.org/10.1109/JSSC.2013.2247691
- S. Song, K. Chun, C. H. Kim, "A Bit-by-Bit Re- Writable Eflash in a Generic 65 nm Logic Process for Moderate-Density Embedded Non-Volatile Memory Applications," IEEE J. of Solid-State Circuits, vol. 49, no. 8, pp. 1861-1871, 2014. https://doi.org/10.1109/JSSC.2014.2314445
- R. Pelliconi, D. Iezzi, A. Baroni, et al., "Power Efficient Charge Pump in Deep Submicron Standard CMOS Technology," IEEE J. of Solid-State Circuits, vol. 38, no. 6, pp. 1068-1071, Jun. 2013.