JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Overstress-Free 4 × VDD Switch in a Generic Logic Process Supporting High and Low Voltage Modes

  • Song, Seung-Hwan (Department of Electrical and Computer Engineering, University of Minnesota) ;
  • Kim, Jongyeon (Department of Electrical and Computer Engineering, University of Minnesota) ;
  • Kim, Chris H. (Department of Electrical and Computer Engineering, University of Minnesota)
  • Received : 2015.07.13
  • Accepted : 2015.10.07
  • Published : 2015.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

A four-times-VDD switch that supports high and low voltage mode operations is demonstrated in a generic 65 nm logic process. The proposed switch shows the robust operation for supply voltages ranging from VDD to $4{\times}VDD$. A cascaded voltage switch and a voltage doubler based charge pump generate the intermediate supply voltage levels required for the proposed high voltage switch. All the high voltage circuits developed in this work can be implemented using standard logic transistors without being subject to any voltage overstress.

Keywords

References

  1. Y. Moghe, T. Lehmann, T. Piessens, "Nanosecond Delay Floating High Voltage Level Shifters in a $0.35{\mu}m$ HV-CMOS Technology," IEEE J. of Solid- State Circuits, vol. 46, no. 2, pp. 485-497, Feb. 2011. https://doi.org/10.1109/JSSC.2010.2091322
  2. B. Serneels, T. Piessens, M. Steyaert, et al., "A High-Voltage Output Driver in a 2.5V $0.25{\mu}m$ CMOS Technology," IEEE J. of Solid-State Circuits, vol. 40, no. 3, pp.576-583, Mar. 2005. https://doi.org/10.1109/JSSC.2005.843599
  3. E. Mentze, H. Hess, K. Buck, et al., "A Scalable High-Voltage Output Driver for Low-Voltage CMOS Technologies," IEEE Trans. on VLSI systems, vol. 14, no. 12, pp. 1347-1353, Dec. 2006. https://doi.org/10.1109/TVLSI.2006.887812
  4. J. Fritzin, C. Svensson, A. Alvandpour, "Analysis of a 5.5V Class-D Stage Used in +30dBm Outphasing RF PAs in 130nm and 65nm CMOS," IEEE. Trans. on Circuits and Systems II, vol. 59, no. 11, Nov. 2012.
  5. J. Raszka, M. Advani, V. Tiwari, et al., "Embedded Flash Memory for Security Applications in a $0.13{\mu}m$ CMOS Logic Process," IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 46-47, 2004.
  6. H. Dagan, A. Teman, E. Pikhay, et al., "A Low Power DCVSL-Like GIDL-Free Voltage Driver for Low-Cost RFID Nonvolatile Memory," IEEE J. of Solid-State Circuits, vol. 48, no. 6, pp. 1497-1510, Jun. 2013. https://doi.org/10.1109/JSSC.2013.2252524
  7. S. Kulkarni, S. Pae, Z. Chen, et al., "A 32nm High-k and Metal-Gate Anti-Fuse Array Featuring a $0.01{\mu}m2$ 1T1C Bit Cell," IEEE Symp. on VLSI Technology, pp. 79-80, 2012.
  8. S. Song, K. Chun, C. H. Kim, "A Logic-Compatible Embedded Flash Memory for Zero-Standby Power System-on-Chips Featuring a Multi-Story High Voltage Switch and a Selective Refresh Scheme," IEEE J. of Solid-State Circuits, vol. 48, no. 5, pp. 1302-1314, May 2013. https://doi.org/10.1109/JSSC.2013.2247691
  9. S. Song, K. Chun, C. H. Kim, "A Bit-by-Bit Re- Writable Eflash in a Generic 65 nm Logic Process for Moderate-Density Embedded Non-Volatile Memory Applications," IEEE J. of Solid-State Circuits, vol. 49, no. 8, pp. 1861-1871, 2014. https://doi.org/10.1109/JSSC.2014.2314445
  10. R. Pelliconi, D. Iezzi, A. Baroni, et al., "Power Efficient Charge Pump in Deep Submicron Standard CMOS Technology," IEEE J. of Solid-State Circuits, vol. 38, no. 6, pp. 1068-1071, Jun. 2013.