참고문헌
- R. Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proc. of Design Automation and Test in Europe Conf., pp. 642-649, Mar. 2001.
- Yoonjin Kim, and Rabi N. Mahapatra, "Design of Low Power Coarse-Grained Reconfigurable Architecture," CRC Press, Taylor and Francis Group, Dec. 2010.
- Kosuke Nishihara, Atsushi Hatabu, and Tatsuji Moriyoshi, "Parallelization of H.264 video decoder for embedded multicore processor," in Proc. of IEEE Int. Conf. on Multimedia and Expo, pp. 329- 332, April 2008.
- Karel H. G. Walters, Andre B. J. Kokkeler, Sabih H. Gerez, and Gerard J. M. Smit, "Low- Complexity Hyperspectral Image Compression on a Multi-tiled Architecture," in Proc. of IEEE NASA/ESA Conf. on Adaptive Hardware and Systems, pp. 330-335, July. 2009.
- Wei Han, Ying Yi, Mark Muir, Ioannis Nousias, Tughrul Arslan, and Ahmet T. Erdogan, "Multicore architectures with dynamically reconfigurable array processors for wireless broadband technologies," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 12, pp. 1830-1843, Dec. 2009. https://doi.org/10.1109/TCAD.2009.2032361
- Minsoo Kim, Joon Ho Song, Do-Hyung Kim, and Shihwa Lee, "Hybrid Partitioned H.264 Full High Definition Decoder on Embedded Quad-core," in Proc. of IEEE Int. Conf. on Consumer Electronics (ICCE), pp. 279-280, Jan 2012.
- Seunghun Jin, Sang-Heon Lee, Moo-Kyoung Chung, Yeon-Gon Cho, and Soojung Ryu, "Implementation of a Volume Rendering on Coarse-grained Reconfigurable Multiprocessor," in Proc. of IEEE Int. Conf. on Field-Programmable Technology (FPT), pp. 243-246, Dec. 2012.
- Navneet Basutkar, Ho Yang, Peng Xue, Kitaek Bae, and Young-Hwan Park, "Software-Defined DVBT2 Receiver Using Coarse-Grained Reconfigurable Array Processors," in Proc. of IEEE Int. Conf. on Consumer Electronics (ICCE), pp. 580-581, Jan. 2013.
- Heesun Kim, Seungyun Sohn, and Yoonjin Kim "Ring-based sharing fabric for efficient pipelining of kernel-stream on CGRA-based multi-core architecture," in Proc. of IEEE Int. Symp. on Quality Electronic Design (ISQED), pp, 276-283, Mar. 2014.
- Daniel P. Siewiorek, "Architecture of fault tolerant computers," IEEE Computer, vol. 17, no. 8, pp. 9-18, Aug. 1984.
- S. M. A. H. Jafri, S. J. Piestrak, Olivier Sentieys, and Sebastien Pillement, "Error recovery technique for coarse-grained reconfigurable architectures," in Proc. of IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp. 441-446, Apr. 2011.
- K. Singh, A. Agbaria, D. - I. Kang, and M. C. French, "Tolerating SEU faults in the RAW architecture," in Proc. of International Workshop on Dependable Embedded Systems, Oct. 2006.
- D. Alnajiar, Hiroaki Konoura, Younghun Ko, Yukio Mitsuyama, Masanori Hashimoto and Takao Onoye, "Implementing Flexible reliability in a coarse-grained reconfigurable architecture," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 12, pp. 2165-2178, Dec. 2013. https://doi.org/10.1109/TVLSI.2012.2228015
- Ganghee Lee and Kiyoung Choi, "Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture," in Proc. of NASA/ESA Conference on Adaptive Hardware and Systems (AHS), pp. 272-279, Jun. 2010.
- J. Kang, Yohan Ko, Jongwon Lee, Yongjoo Kim, Hwisoo So, Kyoungwoo Lee and Yunheung Paek, "Selective validations for efficient protections on coarse-grained reconfigurable architectures," in Proc. of IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 95-98, 2013.
- http://www.synopsys.com