

A New Switching Pattern for Multilevel Inverter Based on Selective Harmonic Elimination Using Genetic Algorithm

Seyyed Amir Fekari*, Ali Reza Marami Iranaq** and Mehran Sabahi***

Abstract – In this paper, a new switching pattern is presented for multilevel inverters. With changing off-angle of each switch, the on time interval of all switches will approximately be equal and then the lifetime of inverter will increase, also using this method can reduce electrical stress on switches in higher levels of inverter. Switching angles as for desired modulation index are calculated using genetic algorithm whereas selective harmonics are controlled within the allowable range. The computed angles are simulated in Matlab/Simulink for respective circuits to validate the results.

Keywords: Multilevel Inverter, Harmonic Elimination, THD, Genetic Algorithm

1. Introduction

The main concepts of multilevel inverters, introduced about 3 decades ago [1-2], entails performing power conversion in multiple voltage steps to obtain improved power quality, lower switching losses, better electromagnetic compatibility, higher voltage capability, eliminating the harmonics from the output voltage, and minimizing the THD [3]. Several topologies for multilevel inverter have been proposed over these years, the most popular ones are the diode-clamped [4-5], flying capacitor [6-7] and the cascaded H-bridge [8-11] structures. Theoretically, multilevel inverters can synthesize an infinite output-voltage level. By increasing the number of levels in the inverter, the output voltage has more step generation, a staircase waveform, which has a reduced harmonic distortion [12]. However, a large number of levels increase the number of switching devices, diodes, and other passive elements. Cascade H-Bridge multilevel inverter is common structure used in construction of multilevel inverter. In this structure several H-bridge single phase inverter is connected series and provide the desired voltage level. One of the essential problems in these inverters is failing of

switches during inverter's operation time which leads to a failure in a whole inverter. This failure is due to two reasons: One or more switches in bridges providing lower levels of voltage are defective due to longer operation time rather than other switches, these switches are in bridges providing lower levels of voltage,. Also some switches are defective because of working on higher switching frequency rather than other switches, these switches are in bridges providing higher levels of voltage,. Also switching loss at the second group switches is higher than other switches, it reduces the efficiency of the circuit.

In this work to overcome these problems a new switching method is proposed. In this method on time of all switches in all bridges of Multilevel inverter is approximately equal. This method is quite similar to common multilevel inverter however there is the difference in each switch's off-angle.

There have been many attempts at finding an optimal switching sequence for both voltage, and current. The most common method is either pulse width modulation (PWM) or space vector modulation (SVM). While attempts at PWM and SVM have success, it is hard to claim that any have found the absolute best switching sequence solution [13-15].

This problem leads to non-linear equations and direct solution of non-linear equations can lead to discontinuity at certain modulation indices. The prevalent methods to solve this problem utilize intelligent methods. In this paper GA is used to solve this problem. The optimal switching angles are generated, selective harmonic are eliminated and consequently THD of output voltage is minimized. To validate the results, the computed switching angles are used in simulated circuit [12].

* Faculty of Electrical Engineering, Islamic Azad University, Shabestar Branch, Shabestar, Iran.

** Networks Power Engineering, Committee Technical Office, Mobile Communication Company of Iran, Tehran, Iran.

*** Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran.

2. Structure of the Cascade Multilevel Inverter

Generally, conventional multilevel inverters include an array of switching devices and voltage sources generating voltages with stepped waveform in the output. A cascade multilevel inverter consists of several single-phase full bridge inverters connected in series (Figure 1). In this structure the switch which turns on at first firing angle (α_1) turns off at $\pi - \alpha_1$, and its on time is $\pi - 2\alpha_1$ and this inverter provides the first level of multilevel inverter. Whereas the switch which turns on at last firing angle (α_n) turns off at $\pi - \alpha_n$, and it's on time is $\pi - 2\alpha_n$ and this inverter provides the last level of multilevel inverter (Figure 2). As shown in Figure 2 inverter's switches of the first level provider are on a time longer than others, also inverter's switches of the last level provider have higher switching frequency than others. These cases lead to the following problems: due to usage time longer than other switches, inverter's switches of the first level provider become ruined earlier. Also due to working on frequency higher than other switches, inverter's switches of high level provider become ruined earlier. This matter is evident at the higher level multilevel inverters.

To overcome this problem a new switching pattern is suggested. At the angles smaller than $\pi/2$, turn on angles, the switches turn on like conventional multilevel inverter, but at the turn off angles, the switches that turn on at α_1




Fig. 1. Single phase structure of cascaded multilevel inverter

angle, turn off at $\pi - \alpha_n$ and this sequence continues until the switches turning on at α_n angle, turn off at $\pi - \alpha_1$ (Figure 3). As shown in Figure 3 all switches of inverter have approximately equal on time and this case causes the lifetime of inverter to increase. Also this matter reduces the electrical stress on switches providing high level voltage. Due to reduction in the switching frequency on these switches, the switching loss decreases. This matter leads to increase in the efficiency of the inverter.




Fig. 2. Output voltage of each cell in conventional SHE switching pattern multilevel inverter




Fig. 3. Output voltage of each cell in proposed SHE switching pattern in cascaded multilevel inverter




Fig. 4. Output voltage waveform of a 19-level multilevel inverter in SHE

level shown in Fig. 3. This waveform is similar to output voltage waveform of conventional switched inverter (Figure 2). But to prove this matter, the calculation of the Fourier series for proposed switching pattern output voltage

is presented in the next section.

Fig. 4 shows the output voltage waveform of proposed switching pattern that is achieved by sum of each voltage.

3. Problem Formulation

Fig. 3 shows output voltage waveform of proposed switching pattern multilevel inverter ($V(t)$) that can be expressed in Fourier series as:

$$V(t) = \sum_{n=1}^{\infty} a_n \sin(n\alpha_n) + b_n \cos(n\alpha_n) \quad (1)$$

Considering to Figure 2 and (1), the Fourier series of the first level of output voltage is:

$$a_{01} = 0$$

$$a_{n1} = \begin{cases} 0 & n \text{ is even} \\ \frac{2V_{dc}}{n\pi} (\cos n\alpha_m + \cos n\alpha_1) & n \text{ is odd} \end{cases} \quad (2)$$

$$b_{n1} = \begin{cases} 0 & n \text{ is even} \\ \frac{2V_{dc}}{n\pi} (\sin n\alpha_m - \sin n\alpha_1) & n \text{ is odd} \end{cases}$$

for second level is:

$$a_{02} = 0$$

$$a_{n2} = \begin{cases} 0 & n \text{ is even} \\ \frac{2V_{dc}}{n\pi} (\cos n\alpha_{m-1} + \cos n\alpha_2) & n \text{ is odd} \end{cases} \quad (3)$$

$$b_{n2} = \begin{cases} 0 & n \text{ is even} \\ \frac{2V_{dc}}{n\pi} (\sin n\alpha_{m-1} - \sin n\alpha_2) & n \text{ is odd} \end{cases}$$

and for m^{th} level is:

$$a_{0m} = 0$$

$$a_{nm} = \begin{cases} 0 & n \text{ is even} \\ \frac{2V_{dc}}{n\pi} (\cos n\alpha_1 + \cos n\alpha_m) & n \text{ is odd} \end{cases} \quad (4)$$

$$b_{nm} = \begin{cases} 0 & n \text{ is even} \\ \frac{2V_{dc}}{n\pi} (\sin n\alpha_1 - \sin n\alpha_m) & n \text{ is odd} \end{cases}$$

The sum of Fourier coefficients obtained for each level resulted to the Fourier coefficient of the output voltage.

$$a_0 = 0$$

$$a_n = a_{n1} + a_{n2} + \dots + a_{nm}$$

$$= \frac{4V_{dc}}{n\pi} \sum_{k=1}^m \cos(n\alpha_k) \quad n \text{ is odd} \quad (5)$$

$$b_n = b_{n1} + b_{n2} + \dots + b_{nm} = 0$$

and

$$0 < \alpha_1 < \alpha_2 < \dots < \alpha_m < \pi/2 \quad (6)$$

that (5) is same with the furrier series for conventional switching pattern used multilevel inverter[12].

Also the methods used to conventional switched inverter can also be used for proposed switched inverter.

For any harmonics, (5) can be expressed up to the k^{th} term, where m is the number of variables corresponding to switching angles α_1 through α_m of the first quadrant. In selective harmonic elimination, a_n is assigned as the desired value for fundamental component and equals to zero for the harmonics to be eliminated [16].

$$a_1 = (4V_{dc}/\pi) \sum_{k=1}^m \cos \alpha_k = M$$

$$a_5 = (4V_{dc}/5\pi) \sum_{k=1}^m \cos 5\alpha_k = 0 \quad (7)$$

$$a_n = (4V_{dc}/n\pi) \sum_{k=1}^m \cos(n\alpha_k) = 0$$

where M is the amplitude of the fundamental component[12].

Solving these equations is tending to compute the $\alpha_1, \dots, \alpha_k$. Whereas triples harmonics are eliminated in a three phase balanced system, computing these harmonics are neglected in the computing of switching angle. It is evident that with computed m switching angles, $(m-1)$ harmonics can be eliminated. These lead to non-linear equations and direct solution of non-linear equations can lead to discontinuity at certain modulation indices. These non-linear equations show multiple solutions and the main difficulty is solution's convergence at certain points, while no analytical solution is available [16-18].

In this work the complexity of solving the non-linear equations is prevented by converting the selective harmonic elimination problem to an optimization problem as follow:

The %THD of the output voltage can be expressed by:

Voltage THD is considered as the fitness function $F(\alpha)$, that must be minimized with the constraints of the selective

$$\%THD = \left[\frac{1}{a_1^2} \sum_{n=5}^{\infty} (a_n)^2 \right]^{1/2} \times 100 \tag{8}$$

where $n=6i \pm 1$ ($i=1, 2, 3, \dots$).

harmonic elimination to reduce the overall THD in the output voltage waveform. Mathematically, the problem can be formulated as follows:

$$\begin{aligned} & \text{Minimize } F(\alpha) = F(\alpha_1, \alpha_2, \dots, \alpha_m) \\ & \text{Subject to: } 0 < \alpha_1 < \alpha_2 < \dots < \alpha_m < (\pi/2); \\ & \quad a_1 = M; \\ & \quad a_5 < \varepsilon_1; \\ & \quad a_7 < \varepsilon_2; \\ & \quad \cdot \\ & \quad \cdot \\ & \quad a_n < \varepsilon_m; \end{aligned} \tag{9}$$

where $\varepsilon_1, \varepsilon_2, \dots, \varepsilon_m$ are the allowable limits of individual harmonics.

The values of $\varepsilon_1, \varepsilon_2, \dots, \varepsilon_m$ are chosen very close to zero for the selected low-order harmonics to be eliminated completely. In the proposed method based on GA, at the modulation indices of discontinuity for the computation of switching angles α_1 through α_n , the angles are computed based on minimum possible voltage THD and optimizing individual harmonics. With this formulation the selected harmonics are not completely removed but they remain within allowable limits, instead the above mentioned problems can be solved.

4. Genetic Algorithm Method

GA is a search mechanism imitates the natural selection and the genetics of living organisms. A typical GA consists of three operators, i.e., reproduction, crossover, and mutation [19-20]. A flowchart of the GA algorithm is shown in Fig. 5.

The process of a GA usually begins with a randomly selected population of chromosomes. These chromosomes are representations of the problem to be solved, in this case switching angles of inverters. Then to start the search

procedure, the switching angles are randomly generated. These values must be satisfied the conditions of (9) for the chosen number of population. According to the attributes of the problem, different positions of each chromosome are encoded as bits, characters, or numbers. These positions are sometimes referred to as genes and are changed randomly within a range during evolution. An evaluation function ($F(\alpha)$) is used to calculate the "goodness" of each chromosome.




Fig. 3. Flowchart of the genetic algorithm

In the optimization problem considered, the $F(\alpha)$ is defined as voltage THD which presented in (8). During evaluation, two basic operators, crossover and mutation, are used to simulate the natural reproduction and mutation of species. In crossover, randomly selected subsections of two individual chromosomes are swapped to produce the offspring. In mutation, randomly selected genes in chromosomes are altered by a probability equal to the

specified mutation rate. These operators are applied to offspring to generate next generations during optimization process. When the convergence is achieved, the repeat of this process is stopped. With a considerable number of generations and large number of population in each generation, the algorithm searches for all probable set of solutions and finally compute the angles α_1 through α_n , to contribute the minimum THD, keeping the individual harmonics within the limits as specified by (9)[12].

The program is run for different values of modulation index and the switching angles corresponding to minimum voltage THD are stored as a look-up table.

5. Simulation Results

The calculated switching angles are simulated through simulation of cascaded multilevel inverter using the software package Matlab/Simulink. The results are presented in this section. The simulation results of the




Fig. 4. Switching angles against modulation index for (a) 7, (b) 13 and (c) 19 level multilevel inverter




Fig. 5. Minimum THD against Modulation Index for a) 7, b) 13 and c) 19 level multilevel inverter

switching pattern with varying modulation index (M) considering 3 multilevel inverters (7, 13 and 19 level) is shown in Fig. 6. As can be seen from this Figure the algorithm has found solution for all modulation indices include discontinuity points.

Voltage THD (%) against modulation index related to the optimal switching angles which come from GA is shown in Fig. 7. As shown in Fig. 7, with increase the level of inverter, voltage THD is reducing. This improved quality of voltage and power of multilevel inverter.

The output phase voltage waveform of the inverter's at $M=0.9$ is shown in Fig. 8. In each inverter the dc sources (V_{dc}) are same and are selected so that the effective value of the output voltage is equal to 100v. The load is connected to inverter is inductive and $R=1\Omega$ and $L=5mH$.

Fig. 9 shows the output voltage waveform of each cell of multilevel inverter, which is similar to Figure 3. In other words, first level switches turn on at α_1 and turn off at $\pi-\alpha_1$ angle. Other switches also act likewise.

Figure 10 shows the current waveform of a three phase delta connected load. The waveform of the current is found to be almost sinusoidal.

As shown in Fig. 8 and 10, the output voltage and current of this type inverter is same with the output voltage and current of conventional inverters [12].




Fig. 6. Output voltage waveform for (a) 7, (b) 13 and (c) 19 level multilevel inverter at $M=0.9$

5. Conclusion

In this paper a new switching method is presented for multilevel inverters. With using this method switching the on time interval of all switches in the multilevel inverters will approximately be equal and therefore the lifetime of inverter will increase. Also a GA algorithm was applied to eliminate selected order of harmonics and to reduce output voltage THD. Besides controlling individual selected harmonics within the allowable limits, the method also optimizes the other order of harmonics to minimize the overall voltage THD. Moreover, at the points of discontinuity of solutions, the algorithm computes the lowest possible voltage THD through optimization of the objective function and finds solutions for all desired modulation indices. The effectiveness of applied method has been verified through simulation and the results were presented. The results show that the proposed method effectively minimizes a large number of specific harmonics, and the output voltage results in very low THD. Also the

waveform of the current is found to be almost sinusoidal.




Fig. 7. Output voltage of each cell of multilevel inverter




Fig. 8. Current waveform for (a) 7, (b) 13 and (c) 19 level multilevel inverter at $M=0.9$

References

- [1] R. H. Baker, "High-voltage converter circuit," U.S. Patent 4 203 151, May 1980.
- [2] A. Nabe, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," in *Proc. IEEE Ind. Appl. Soci. Conf.*, Sept./Oct. 1980, pp. 761–766.
- [3] Keith A. Corzine, Mike W. Wielebski, Fang Z. Peng, Jin Wang, "Control of Cascaded Multilevel Inverters," *IEEE Trans. On Power Elect.*, Vol. 19, No. 3, May 2004, pp. 732–738.
- [4] M. Fracchia, T. Ghiara, M. Marchesoni, and M. Mazzucchelli, "Optimized modulation techniques for the generalized N-level converter", in *Proc. IEEE Power Elect. Spec. Conf.*, Madrid, Spain, 1992, pp. 1205–1213.
- [5] K. A. Corzine and J. R. Baker, "Reduced parts-count multilevel rectifiers", *IEEE Trans. Ind. Electron.*, Vol. 49, Aug. 2002, pp. 766–774.
- [6] F. Richardeau, P. Baudesson, and T. Meynard, "Failures-tolerance and remedial strategies of a PWM multicell inverter", in *Proc. IEEE Power Elect. Spec. Conf.*, Vol. 2, Galway, Ireland, June 2000, pp. 649–654.
- [7] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing", *IEEE Trans. Ind. Applicat.*, Vol. 37, Mar./Apr. 2001, pp. 611–618.
- [8] P.W. Hammond, "Medium voltage pwm drive and method," U.S. Patent 5 625 545, April 1997.
- [9] F. Z. Peng, J. W. McKeever, and D. J. Adams, "A power line conditioner using cascade multilevel inverters for distribution systems," in *Proc. IEEE Ind. Appl. Soc. Conf.*, Vol. 2, 1997, pp. 1316–1321.
- [10] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications," *IEEE Trans. Ind. Applicat.*, Vol. 36, May/June 2000, pp. 834–841.
- [11] K. A. Corzine and Y. L. Familant, "A new cascaded multilevel H-bridge drive", *IEEE Trans. Power Elect.*, Vol. 17, Jan. 2002, pp. 125–131.
- [12] Ali Reza Marami Iranaq, Mojtaba Bahrami Kouhshahi, Mehdi Bahrami Kouhshahi, Mohammad Bagher Bannae Sharifian and Mehran Sabahi, "Harmonic Elimination in a Multilevel Inverter with Unequal DC Sources Using Genetic Algorithm", *Jor. of Int. Conf. on Elect. Mac. and sys.*, Vol 1, No. 1, 2012, pp. 77-83.
- [13] J. Huang, K.A. Corzine, C.M. Hutson, and S. Lu, "Extending Voltage Range and Reducing Torque Ripple of Five-Phase Motor drives with Added Voltage Harmonics", *IEEE Appl. Power Elect. Conf. and Exp.*, Feb. 2008, pp. 866-872.
- [14] O. Ojo and D. Gan, "Generalized discontinuous carrier-based PWM modulation scheme for multi-phase converter-machine systems", *IEEE Ind. Appl. Soci. Conf.*, Vol. 2, 2005, pp. 1374-1381.
- [15] Chris M. Hutson, Ganesh K. Venayagamoorthy, and Keith A. Corzine, "Optimal SVM Switching for a Multilevel Multi-Phase Machine Using Modified Discrete PSO", *IEEE Swarm Intell. Symp.*, St. Louis MO USA, 2008, Sep. 21-23.
- [16] R.N. Ray, D. Chatterjee, "Harmonics elimination in multilevel inverter using the particle swarm optimization technique", *IET Power Elect.*, Vol. 2, Iss. 6, 2009, pp. 646–652.
- [17] Chiasson J. N., Tolbert L. M., Mckenzie K. J. and Du Z. "Control of a multilevel converter using resultant theory", *IEEE Trans. Control Syst. Technol.*, 2003, Vol. 11 (3), pp. 345–354.
- [18] Chiasson J. N., Tolbert L. M., Mckenzie K. J. and Du Z. "A complete solution to the harmonic elimination problem", *IEEE Trans. Power Electron.*, 2004, 19, (2), pp. 491–499.
- [19] Z. Michalewicz, *Genetic Algorithms + Data structures =Evolutionary Programs*, 3rd ed., Springer, 1996.
- [20] D. E. Goldberg, *Genetic Algorithms in Search, Optimization, and Machine Learning*. 1st ed, Addison-Wesley publications, 1989.



Seyyed Amir Fekari was born in Tabriz, Iran in 1983. He received the B.Sc. degree in Electronic Engineering from Islamic Azad University, Tabriz Branch, Tabriz, Iran in 2007. He received his M.S. degree in Electrical Engineering from Islamic Azad University, Shabestar Branch, Shabestar, Iran, in 2014. He is currently working as an electrical engineer in BMI, Tabriz, Iran. His research interests are in the Power Electronic Devices.



Alireza Marami Iranaq was born in Tabriz, Iran in 1983. He received the B.Sc. degree in Electronic Engineering from Islamic Azad University, Tabriz Branch, Tabriz, Iran in 2006. He received his M.S. degree in Electrical Engineering from University of Tabriz, Tabriz, Iran, in 2009. He is currently working as an electrical engineer in MCI Company, Tehran, Iran. His research interests are in the Advanced Power Electronic Devices, FACTS Devices and the application of FACTS Devices in Power System.



Mehran Sabahi was born in Tabriz, Iran, 1968. He received his B.Sc. degree in Electronic Engineering from University of Tabriz, Tabriz, Iran, and M.Sc. degree in Electrical Engineering from Tehran University, Tehran, Iran and Ph.D. degree in Electrical Engineering from University of Tabriz, Tabriz, Iran in 1991, 1994 and 2009, respectively. In 2004, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz, where he has been an Assistant Professor since 2009. His research interests include Power Electronic Converters and Power Electronic Transformers.