References
- H. Tanaka, et al, "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory," VLSI Technology Digest of Technical papers, IEEE Symposium on, 12-14, pp. 14-15, June., 2007.
- R. Katsumata, et al, "Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices," VLSI Technology Digest of Technical papers, IEEE Symposium on, 16-18, pp. 136-137, June., 2009.
- J. Jang, et al, "Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory," VLSI Technology Digest of Technical papers, IEEE Symposium on, 16-18, pp. 192-193, June., 2009
- S. J. Whang, et al, "Novel 3-Dimensional Dual Control-Gate with Surrounding Floating-Gate (DCSF) NAND Flash Cell for 1Tb File Storage Application," International Electron Devices Meeting, IEDM 2010, IEEE International, 6-8, pp. 29.7.1-29.7.4, Dec., 2010.
- J. Kim, et al, "Novel 3-D Structure for Ultra High Density Flash Memory with VRAT (Vertical-Recess-Array-Transistor) and PIPE (Planarized Integration on the same PlanE)," VLSI Technology Digest of Technical papers, IEEE Symposium on, 17-19, pp. 122-123, June., 2008.
- J. Kim, et al, "Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and costeffective NAND Flash memory devices and SSD (Solid State Drive)," VLSI Technology Digest of Technical papers, IEEE Symposium on, 16-18, pp. 186-187, June., 2009.
- J. Kim, et al, "Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage," VLSI Technology Digest of Technical papers, IEEE Symposium on, 17-19, pp. 188-189, June., 2008.
- Y. H. Hsiao, et al, "A Critical Examination of 3D Stackable NAND Flash Memory Architectures by Simulation Study of the Scaling Capability," International Memory Workshop, IMW 2010, IEEE International, 16-19, pp. 1-4, May., 2008
- E. Gnani, et al, "Modeling of gate-all-around charge trapping SONOS memory cells," Solid-State Electronics, Vol. 54, No. 9, pp. 997-1002, Sep., 2010. https://doi.org/10.1016/j.sse.2010.04.026
Cited by
- Highly compact and accurate circuit-level macro modeling of gate-all-around charge-trap flash memory vol.56, pp.1, 2016, https://doi.org/10.7567/JJAP.56.014302