## TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 5, pp. 245-248, October 25, 2014



pISSN: 1229-7607 eISSN: 2092-7592 DOI: http://dx.doi.org/10.4313/TEEM.2014.15.5.245 OAK Central: http://central.oak.go.kr

# Dependence of Electrons Loss Behavior on the Nitride Thickness and Temperature for Charge Trap Flash Memory Applications

Zhenjie Tang<sup>†</sup>, Ma Dongwei, Zhang Jing, Jiang Yunhong, and Wang Guixia College of Physics and Electronic Engineering, Anyang Normal University, Anyang 455000, P.R.China

## Rong Li

School of Mathematics and Statistics, Anyang Normal University, Anyang 455000, P.R.China

## Jiang Yin

Department of Materials Science and Engineering, National Laboratory of Solid State Microstructures, Nanjing University, Nanjing 210093, China

Received June 18, 2014; Revised July 2, 2014; Accepted July 14, 2014

 $Pt/Al_2O_3/Si_3N_4/SiO_2/Si$  charge trap flash memory structures with various thicknesses of the  $Si_3N_4$  charge trapping layer were fabricated. According to the calculated and measured results, we depicted electron loss in a schematic diagram that illustrates how the trap to band tunneling and thermal excitation affects electrons loss behavior with the change of  $Si_3N_4$  thickness, temperature and trap energy levels. As a result, we deduce that  $Si_3N_4$  thicknesses of more than 6 or less than 4.3 nm give no contribution to improving memory performance.

Keywords: Charge trapping, Electrons loss behavior, Memory device

# **1. INTRODUCTION**

Charge Trap Flash (CTF) memory devices, otherwise known as metal-oxide-nitride-oxide-silicon structures, have been the subject of attention in the semiconductor industry due to their advantages over conventional floating gate type memory. These advantages include lower programming voltage, superior programming/erasing speeds, and a simple fabrication process compatible with standard complementary metal-oxidesemiconductor technology [1-3]. Recently, CTF memory devices have gained increasing interest in the three dimensional (3D) integration for next generation nonvolatile memory technology

<sup>†</sup> Author to whom all correspondence should be addressed: E-mail: zjtang@hotmail.com

Copyright ©2014 KIEEME. All rights reserved.

This is an open-access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0) which permits unrestricted noncommercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

[4,5]. The tunnel oxide thickness plays a crucial role in regulating the erasing speed, data retention characteristics and charge loss mechanisms for CTF memory devices [6], while the thickness of the nitride charge trapping layer is less critical. Nevertheless, in 3D architectures, the nitride thickness has a direct effect on charge storage performance and array density [7]. Moreover, temperatures [8] and trap energy levels [9,10] also are considerable factors for understanding the electron loss mechanisms. Hence, in this letter, Pt/Al<sub>2</sub>O<sub>3</sub>/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si (MANOS) charge trapping memory capacitors with various thicknesses of nitride layer were fabricated. We investigated and analyzed the effect of nitride thickness, trap energy levels and temperatures on electrons loss behavior in the retention state for MANOS capacitors. Also, a reasonable nitride thickness range was obtained through electrical characteristic measurements. Four charge loss mechanisms [11,12] are involved in the data retention state for scaled CTF memory devices: trapped electrons tunnel from traps to the silicon conduction band (T-B), trapped electrons

tunnel from traps to the  $Si/SiO_2$  interface traps state (T-T), holes tunnel from the silicon valence band to nitride traps (B-T) and thermal excited trapped electrons from the traps to the nitride conduction band followed by tunneling through the tunnel oxide (T-E), as shown in Fig. 1. However, the T-B and T-E mechanisms are regarded as the two main electron loss mechanisms [11]. Therefore, in our case we only consider the T-B tunneling and T-E mechanisms.

## 2. EXPERIMENTS

The MANOS capacitors were fabricated on p-type (100) Si substrates with a resistivity of 8-12 Ω·cm. Prior to deposition, the p-Si were cleaned by the standard radio corporation of America (RCA) process. Then, these substrates were dipped in HF solution for one minute to remove the native oxide. After a growth of thermal SiO<sub>2</sub> tunnel oxide (TO) with a thickness of 3 nm in dry O<sub>2</sub> ambience, the nitride (Si<sub>3</sub>N<sub>4</sub>) as charge trapping layers (CTL) ranging from 1 to 6 nm were deposited by low pressure chemical vapor deposition at 700 °C. Subsequently, a 8 nm Al<sub>2</sub>O<sub>3</sub> layer was deposited as the blocking oxide (BO) by atomic layer deposition (ALD) using trimethylaluminium (Al(CH<sub>3</sub>)<sub>3</sub>) precursor at a substrate temperature of 300°C. The thickness of the samples was measured by a spectroscopic ellipsometer and transmission electron microscopy (TEM). Finally, platinum (Pt) top electrodes with an area of 7.85×10<sup>-5</sup> cm<sup>2</sup> were deposited using magnetron sputtering at room temperature. Figures 2(a) and (b) show a schematic diagram and cross-sectional TEM image, respectively, of the charge trap flash memory device with a 5 nm Si<sub>3</sub>N<sub>4</sub> CTL. The electrical characteristics of these memory capacitors were analyzed by a Keithley 4200 semiconductor characterization system.

## 3. RESULTS AND DISCUSSION

In order to have a quantitative understanding of the electrons loss mechanisms in the data retention state, we have calculated the time constant associated with the T-B and T-E processes to characterize the electrons loss behavior. The time constant of T-B,  $\tau_{T-E}$ , and the time constant of  $\tau_{T-E}$  are written as [11]:

$$\tau_{\text{T-B}} = \tau_{\text{T-B}_0} \exp\left(\frac{4\pi}{h} \sqrt{2m_{\text{TO}}^* (\text{E}_{\text{B}} + \text{E}_{\text{T}})} \, \text{d}_{\text{TO}}\right) \exp\left(\frac{4\pi}{h} \sqrt{2m_{\text{N}}^* \text{E}_{\text{T}}} \, \text{x}\right) (1)$$
$$\tau_{\text{T-E}} = \left(\text{AT}^2\right)^{-1} \exp\left(\frac{\text{E}_{\text{T}}}{\text{k}_{\text{P}}\text{T}}\right) \tag{2}$$

where  $\tau_{\text{T-E}}$  is a time constant [13],  $m_{\text{TO}}^{*}=0.42 \text{ m}_0$  [14] and  $m_{\text{N}}^{*}=0.25 \text{ m}_0$  [11] are the electron effective mass in the SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>, respectively, here m<sub>0</sub> is the free electron mass. E<sub>T</sub> is the trap energy level referenced to the conduction band edge in the Si<sub>3</sub>N<sub>4</sub> (eV), q is the absolute electron charge, E<sub>B</sub>=1.05 eV [15] is the energy barrier height of electron tunneling (eV), h is Planck's constant, d<sub>TO</sub> is the thickness of the SiO<sub>2</sub> (nm), T is the absolute temperature (K), A is the temperature independent constant, k<sub>B</sub> is Boltzmann's constant, t is the retention time (s) and is the tunneling distance in the Si<sub>3</sub>N<sub>4</sub> measured from the SiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub> interface as follows (nm):

$$x = \frac{h}{4\pi\sqrt{2}\,m_{N}^{*}E_{T}} \ln\left(\frac{t}{\tau_{T-B_{0}}\exp\left(\frac{4\pi}{h}\sqrt{2m_{TO}^{*}(E_{B}+E_{T})}\,d_{TO}\right)}\right) (3)$$



Fig. 1. Energy band diagram of a conventional CTF memory device, showing charge loss mechanisms: T-B, T-T, B-T, and T-E.



Fig. 2. (a) Schematic diagram and (b) cross-sectional TEM image of memory structure with a 5 nm thick  $Si_3N_4$  layer.

We assumed that the traps are spatially uniform inside the  $\mathrm{Si}_3\mathrm{N}_4$  with an arbitrary energy level distribution, and all traps are initially filled with electrons in the retention state. The BO absolutely restricts electrons tunneling to and from the gate electrode. Fig. 3(a) shows the results of the calculated time constant based on Eqs. (1) and (2). For the electrons captured by shallow trap energy levels (E\_{T}\!\!\leq 0.5 eV),  $\tau_{\text{T-E}}$  (<10  $^{\!\!-3}$  s) is at least 2 orders of magnitude smaller than  $\tau_{\mbox{\tiny T-B}}$  , suggesting that T-E is a much quicker electrons loss path than T-B tunneling. These trap energy levels cannot effectively capture electrons due to their smalland have no contribution to electron retention. If > 0.5 eV, T-B tunneling starts to influence electrons loss and the two electron loss mechanisms compete with each other. At 273 K, a relatively small  $\tau_{T-B}$  for electrons trapped near the TO (x<1 nm) suggests that T-B tunneling plays a leading role in the electrons loss process of the region. However, increases to 6 nm,  $\tau_{\mbox{\tiny T-B}}$  increases at least 10 orders of magnitude, and the deeper the trap depth,



Fig. 3. (a) Calculated time constants of andat different trap energy level (0-1.3 eV).  $\tau_{\rm T-B}$  and  $\tau_{\rm T-E}$  are functions of tunneling distance in Si<sub>3</sub>N<sub>4</sub> and temperature, respectively and (b) retention time versus tunneling distance in the Si<sub>3</sub>N<sub>4</sub> (t-x) of MANOS capacitors. In the calculation,  $d_{\rm TO}{=}$  3 nm was used.

the larger the increase, indicating that T-B tunneling becomes more and more difficult, especially for those deep E<sub>T</sub>. Moreover, the electron loss path starts to change with increasing, and T-E gradually becomes the important electron loss mechanism from shallow  $E_T$  to deep  $E_T$ . It is worth noting that there is little effect of T-B tunneling on electron retention when x>4 nm. It was also found that  $\tau_{\mbox{\tiny T-E}}$  decrease by several orders of magnitude when increasing the temperature, and more and more trapped electrons tend to be de-trapping through T-E, which is the dominant electron loss mechanism when the temperature exceeds 470 K. This means that the dominant region of T-B will gradually reduce to disappear with an increase of temperature from 273 to 500 K. Fig. 3(b) exhibits the tunneling distance of different  $E_T$  in the retention state based on Eq. (3). It was observed that x decreases with  $E_{\rm T}$  increasing from 0.5 to 1.3 eV at the same retention time, indicating that the electrons trapped at deep  $E_{\scriptscriptstyle T}$  are less affected by T-B tunneling.

Figure 4 illustrates how the two electron loss processes influences the retention state for MANOS devices.  $\parallel$  and  $\parallel$  represent the T-B and T-E dominant region at 273 K, respectively, and the boundary (marked by) is drawn on the basis of the above results. At a retention time t (e.g., 1,000 s), region  $\parallel$  and  $\parallel$  should contain empty traps and filled traps. As the electron loss process continues, the empty-filled traps boundary marked by  $B_{T-B}$  and  $B_{T-E}$  moves toward the BO side and the bottom of the  $Si_3N_4$  band gap, correspondingly. The boundary of  $B_{111}$ , which is nonlinear with tunneling distance, moves down at elevated temperatures, suggesting that T-E gradually dominates the electron loss process.

The memory window  $\bigtriangleup V_{\text{FB}}$  (flat-band voltage shift) extracted



Fig. 4. Contribution of T-B and T-E tunneling to electron loss behavior in the retention state for MANOS capacitors at 273 K.



Fig. 5. (a) The VFB shift under different program voltages at 0.1 ms for MANOS capacitors with varying  $\rm Si_3N_4$  thickness and (b) dependence of electron loss on temperature for MANOS capacitors.

from the 1 MHz capacitance-voltage (C-V) curve under different program voltages is shown in Fig. 5(a). In the thickness range of our study, much smaller  $V_{\scriptscriptstyle FB}$  of MANOS devices with an  $Si_{\scriptscriptstyle 3}N_4$ layer less than 3.2 nm are observed, indicating that injected electrons are not trapped effectively but are lost quickly. Though the program speed and memory window increase with a thick Si<sub>3</sub>N<sub>4</sub> layer, the  $\bigtriangleup V_{\mbox{\tiny FB}}$  appears to be fairly similar when the thickness exceeds 4.3 nm. This result is ascribed to the reduced electric field through  $Si_3N_4$  due to the increasing  $Si_3N_4$  thickness, which gives rise to a decrease of electron trapping efficiency. The retention characteristics of the samples after 10 hours at different temperatures are shown in Fig. 5(b). It shows that high charge loss is observable for thin Si<sub>3</sub>N<sub>4</sub> less than 3.2 nm even at 273 K. As illustrated in Fig. 3(a), the T-B tunneling dominates the electron loss process for thinner  $Si_3N_4$  due to the small  $\tau_{\mbox{\tiny T-B}}$  , and those trapped electrons near the TO/Si<sub>3</sub>N<sub>4</sub> interface are lost quickly

through the TO to the substrate. By increasing the thickness of  $Si_3N_4$ , the retention characteristics can be improved. However, at and above 4.3 nm, the charge loss is almost independent of  $Si_3N_4$  thickness, especially for temperatures exceeding 470 K. These results can be attributed to the electron loss mechanisms transition between T-B and T-E, as illustrated in Fig.4. When T-E dominates the electron loss process, the retention characteristics are not affected by the gradual increase of  $Si_3N_4$  thickness. Hence, in the thickness range of our study, we deduce that a  $Si_3N_4$  thickness of more than 6 or less than 4.3 nm has no contribution to improving the memory performance.

# 4. CONCLUSIONS

In summary, we investigated the effect of nitride thickness, temperature and trap energy levels on the electrons loss behavior of a Pt/Al<sub>2</sub>O<sub>3</sub>/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si CTF memory structure. In a data retention state, T-B and T-E tunneling compete with each other to influence the retention characteristics, even at 273 K. Those trapped electrons near TO (<1 nm) and at a shallow  $E_T$  (<0.5 eV) inside the Si<sub>3</sub>N<sub>4</sub> are lost quickly via T-B and T-E tunneling, respectively. With an increase of  $Si_3N_4$  thickness and temperature, T-B tunneling is gradually reduced, while T-E dominates the electrons loss process. At a certain  $E_{\rm \tiny T\!P}$  electrons may adopt different loss paths, which depend on the Si<sub>3</sub>N<sub>4</sub> thickness and temperature. The electrical measurement results demonstrate that a thin Si<sub>3</sub>N<sub>4</sub> layer of less than 3.2 nm has no effective trapping ability. Though the storage performance can be improved by increasing Si<sub>3</sub>N<sub>4</sub> thickness, the data retention characteristics are almost independent of nitride thickness at elevated temperatures, especially temperatures exceeding 470 K. The above results can pave a way for device design in the future.

# ACKNOWLEDGMENTS

This work was financially supported by the Science Fundation of Educational Department of Henan Province of China (Grant No. 13A140021 and 14A140008), the National Natural Science Foundation of China (Grant nos. 11347186, 61176124, and 11174122).

## REFERENCES

- Z. J. Tang, D. Q. Zhao, R. Li, and X. H. Zhu, *Trans. Electr. Electron. Mater.*, **15**, 16 (2014). [DOI: http://dx.doi.org/10.4313/ TEEM.2014.15.1.16].
- Z. J. Tang, Z. G. Liu, and X. H. Zhu, *Trans. Electr. Electron.* Mater., 4, 155 (2010). [DOI: http://dx.doi.org/10.4313/ TEEM.2010.11.4.155].
- [3] L. Liu, J. P. Xu, F. Ji, J. X. Chen, and P. T. Lai, *Appl. Phys. Lett.*, 101, 033501 (2012). [DOI: http://dx.doi.org/10.1063/1.4737158].
- [4] J. H. Park, S. H. Hur, J. H. Lee, J. T. Park, J. S. Sel, J. W. Kim, S. B. Song, J. Y. Lee, J. H. Lee, S. J. Son, Y. S. Kim, M. C. Park, S. J. Chai, J. D. Choi, U. I. Chung, J. T. Moon, K. T. Kim, K. Kim, and B. I. Ryu, *Tech. Dig. Int. Electron Devices Meet.*, 873 (2004). [DOI: http://dx.doi.org/10.1109/IEDM.2004.1419319].
- [5] Y. H. Hsiao, H. T. Lue, T. H. Hsu, K. Y. Hsieh, and C. Y. Lu, *Proc. IEEE Int. Memory Workshop*, 1 (2010). [DOI: http://dx.doi. org/10.1109/IMW.2010.5488390].
- [6] S. H. Gu, D. W. Hsu, T. Wang, W. P. Lu, Y. H. J. Ku, and C. Y. Lu, *IEEE Trans. Electron Devices*, 54, 90 (2007). [DOI: http://dx.doi. org/10.1109/TED.2006.887219].
- [7] A. Arreghini, G. S. Kar, G. Van den Bosch, and J. Van Houdt, *IEEE Electron Device Lett.*, **35**, 632 (2013). [DOI: http://dx.doi. org/10.1109/LED.2013.2253442 ].
- [8] S. D. Tzeng and S. Gwo, J. Appl. Phys., 100, 023711 (2006). [DOI: http://dx.doi.org/10.1063/1.2218025].
- [9] A. Arreghini, N. Akil, F. Driussi, D. Esseni, L. Selmi, and M. J. van Duuren, *Solid State Electron.*, **52**, 1460 (2008). [DOI: http:// dx.doi.org/10.1016/j.sse.2008.04.016].
- [10] M. Chang, M. Jo, S. Kim, Y. Ju, S. Jung, J. Lee, J. Yoon, C. Lee, and H. Hwang, *Appl. Phys. Lett.*, **93**, 232105 (2008). [DOI: http:// dx.doi.org/10.1063/1.3041642].
- Y. Wang and M. H. White, Solid-State Electronics, 49, 97 (2005).
  [DOI: http://dx.doi.org/10.1016/j.sse.2004.06.009].
- [12] T. H. Kim, J. S. Sim, J. D. Lee, H. C. Shim, and B. G. Park, *Appl. Phys. Lett.*, **85**, 660 (2004). [DOI: http://dx.doi. org/10.1063/1.1773615].
- [13] K. Bernert, C. Oestreich, J. Bollmann, and T. MikolajickI, *Appl. Phys. A*, **100**, 249 (2010). [DOI: http://dx.doi.org/10.1007/s00339-010-5694-0].
- [14] C. L. Hinkle, C. Fulton, R. J. Nemanich and G. Lucovsky, *Microelectronic Engineering*, **72**, 257 (2004). [DOI: http://dx.doi.org/10.1016/j.mee.2003.12.047].
- [15] Y. N. Tan, W. K. Chim, B. J. Cho, and W. K. Choi, *IEEE Trans. Electron Devices*, **51**, 1143 (2004). [DOI: http://dx.doi.org/10.1109/ TED.2004.82986].