Decoupled Plasma Nitridation에 의한 Flicker 노이즈 개선에 관한 연구

문성열^{*} · 강성준^{*} · 정양희^{**}

A study on Flicker Noise Improvement by Decoupled Plasma Nitridation

Seong-Yeol Mun* · Seong-Jun Kang* · Yang-Hee Joung**

요 약

본 논문은 0.13um 기술의 디자인을 10% 축소하는데 기존의 로직 디바이스만의 축소와는 달리 로직뿐 아니라 입, 출력 회로의 축소에 관한 것이다. 게이트 산화막(1.2V)을 decoupled plasma nitridation(DPN) oxide로 변경함으로써 flicker 노이즈를 축소 전 공정에 비해 1/3-1/5배 감소됨을 확인하였다. 또한, 축소에 의한 피할 수 없는 문제는 일반적인 metal insulator metal(MIM)의 캐패시터 문제이다. 이를 해결하기 위하여 20% 높은 MIM 캐패시터(1.2fF/m²)를 개선하고 그 특성을 평가하였다.

ABSTRACT

This paper relates 10% shrink from 0.13 \$\mu\$ design for logic devices as well as input and output (I/O) circuits, different from the previous shrink methodologies which shrink only core device. Thin gate oxide was changed to decoupled plasma nitridation(DPN) oxide as a thin gate oxide (1.2V) to reduce the flicker noise, resulting in three to five times lower flicker noise than pre-shrink process. Unavoidable issue by shrink is capacitor for this normally metal insulator metal (MIM). To solve this issue, 20% higher unit MIM capacitor (1.2fF/\(\mu\mathbb{T}\)) was developed and its performance were evaluated.

키워드

Flicker Noise, Gate Oxide, Shrink Flicker 노이즈,게이트 산화막, 축소

I. Introduction

As the requirement for cost down by increasing the number of semiconductor chips within wafer, the scaling trend becomes accelerated in process technology. However, the jump to the new technology such as from 0.13µm to 90nm or 65nm

technology is extremely challenging in terms of development cost and resources. To overcome this problems, the shrink technology has been adopted by many chip makers. The target is spice performance matching after shrink (normally 10%) to the performance of pre-shrink, which is very challenging. That is the reason why the shrink

게재확정일자: 2014. 07. 11

^{*} 전남대학교 전기및반도체공학과(msyc1103@hanmail.net)

^{**} 교신저자(corresponding author): 전남대학교 전기및반도체공학과(jyanghee@jnu.ac.kr) 접수일자: 2014. 05. 30 심사(수정)일자: 2014. 06. 23

technologies have been related to core transistors only excluding input and output (I/O) transistors, because the I/O shrink is much more challenging.

Operation voltage for core logic is 1.2V and for I/O circuit is 3.3V. We found many barriers by the shrink in terms of process, devices and reliabilities.

First, there were special requirements to be improved for the existing pre-shrink 0.13µm technology such as gate oxide integrity (GOI) especially for flicker noise[1-2]. The thick gate oxide is exposed to cleaning chemical during thin gate oxide formation process in dual gate process of core and I/O. It was found that the GOI is very sensitive to the chemical. This paper suggests process to improve the GOI. Another special request for this shrink process was flicker noise which was very critical in analog circuit or RF circuit especially. The root cause of the flicker noise is nitrogen between Si and gate oxide interface, causing interface trap (Qit)[3-4]. New thin gate oxide scheme was proposed to locate the nitrogen between gate oxide and gate poly, making the Qit far away from carrier path in channel, in stead of the Si and gate oxide interface, near to carrier path, to reduce this flicker noise.

Second, the shrink reduces the total metal insulator metal (MIM) capacitance and can't be recovered without 20% increasing unit capacitance. For this, 20% higher unit MIM capacitor (1.2fF/ μ m²) than existing 1.0fF/ μ m² MIM was proposed and its performance were evaluated.

II. Experimental

2.1 Flicker noise improvement for thin transistor

Decoupled plasma nitridation (DPN) as gate oxidation in stead of rapid thermal nitridation oxide (RTNO) can reduce the nitrogen in Si-SiO₂. The DPN process changes the nitrogen location from

 $Si\text{-}SiO_2$ to $SiO_2\text{-}Poly\text{-}Si$ interface far from the $Si\text{-}SiO_2$ interface. The DPN process flow is as follows; Oxidation using rapid thermal oxidation (RTO) and then nitridation using nitrogen plasma in DPN reactor and then rapid thermal anneal (RTA) with 1100°C . The detail condition is as follows; $200\text{sccm}\ N_2$, 300W, 20mT, 90rpm of stage rotation, 25sec. If skip or reduce the RTA temperature, V_{th} is seriously unstable due to the plasma damage on oxide. The RTA is for the plasma damage curing.

2.2 Higher MIM unit capacitor development

To meet the 20% higher unit capacitance, different thinner nitride dielectric thickness was evaluated to find the best thickness target. The nitride thickness should be reduced from 650 Å to 550 Å to increase the unit capacitance from 1.0 to $1.2 \mathrm{fF/\mu m^2}$. This optimization of thickness was determined through correlation check. If the thickness reduces, the possibility of nitride punch through during the top electrode etching increases, requiring the etching target optimization also. The new MIM characterization was done for breakdown voltage, leakage, temperature coefficient of capacitance($T_{\rm CC}$) and voltage coefficient of capacitance($V_{\rm CC}$).

III. Results and Discussion

3.1 Flicker noise improvement

Flicker noise improvement for thin transistor using decoupled plasma nitridation process as a thin gate oxide in stead of NO annealed gate oxide using RTO process(RTNO).

The random telegraph signal (RTS) noise distribution according to the flicker noise mechanism of source drain current (I_{DS}) as shown in Fig. 1.





Fig. 1 RTS noise distribution according to the flicker noise mechanism

The new gate oxide process using DPN changes the nitrogen distribution from Si-SiO₂ interface to SiO₂-Poly Si interface as shown in Fig. 2[5-6].







Fig. 2 Nitrogen SIMS profile difference along the Si and gate oxide interface between RTNO and DPN gate oxide (a) RTNO (b) DPN

As a result, flicker noise for 1.2V n–MOS, most sensitive to the flicker noise, was significantly improved by five and three times in sub threshold and linear, respectively as shown in Fig. 3. The change of nitrogen location shift the electrical gate oxide thickness and V_{th} by deactivating boron in surface channel, requiring adjustment of implant condition to match the spice parameters[7–8].

In this paper, we able to improve flicker noise by DPN process. In addition, the phase noise in voltage controlled oscillator(VOC) circuit is known to be significantly improved by the flicker noise improvement[9].






Fig. 3 Flicker noise performance difference between RTNO and DPN as a gate oxide process (a) RTNO (b) DPN

Except this DPN process, flicker noise can be suppressed by using F implant in LDD implant step. The F diffuses into poly by high diffusion rate and cures Si dangling bonds, the source of charge trap sites, in Si surface. F implant slightly shifts the device performance by increasing gate oxide thickness [10]. The other method is to increase N-H alloy anneal time or temperature. But, higher temperature can cause the device shift [11].

And, if increase final passivation nitride, flicker noise can be suppressed by increasing hydrogen inside the nitride. More hydrogen inside nitride can cure more Si dangling bonds after N-H alloy anneal [12].

3.2 Higher MIM unit capacitor (1.2fF/µm²) development

Dielectric nitride 550 Å was found to meet the target 1.2fF/µm² as shown in correlation curve, Fig. 4, and the MIM performance also found to be comparable to 1.0fF/µm² before shrink as shown in Table 1.





Fig. 4 Correlation between dielectric nitride thickness and unit MIM capacitance

Table 1. MIM capacitor performance comparison between 1.0fF/μm2 and 1.2fF/μm²

Parameter	1.0fF/µm² (before shrink)	(1.2fF/µm² (After shrink)		C
		Dual MIM	Single MIM	Spec
Leakage [A]	1.9E-13	2.5E-13	1.0E-14	25E-09
BV @1μA [V]	57	30	40	>10V
T _C 1 [ppm/℃]	28.4	51	55	<100
$T_{C}2 \text{ [ppm/}^{2}\text{C}^{2}\text{]}$	0.13	-0.004	0.05	-
Vcc1 [ppm/℃]	9.93	5.9	4.6	50
$V_{CC}2$ [ppm/ \mathbb{C}^2]	6.24	8.2	11.4	10

As in Table 1, the various electrical parameters after shrink could be confirmed that satisfies a specification.







Fig. 5 VCC performance for 1.2fF/µm² of (a) dual and (b) single MIM

The voltage coefficient of capacitance(V_{CC}) and temperature coefficient of capacitance(T_{CC}) performance of the new MIM were also evaluated as shown in Fig. 5 and Fig. 6 and found to be quite satisfactory performance.






Fig. 6 TCC performance for 1.2fF/µm² of (a) dual and (b) single MIM

VI. Conclusions

This study found that proposed gate oxide by plasma nitrided oxide scheme reduced the flicker noise. The flicker noise improvement using the new shrink process showed much better performance than pre-shrink process, which makes the new shrink process very promising for device application. By 10% shrink, total capacitance loss by 20% in capacitor is inevitable. For MIM, unit capacitance should be increased from 1.0fF/µm² to 1.2fF/µm² by optimizing dielectric nitride. We confirmed that optimized gate oxide and dielectric nitride to match the DC parameters of pre-shrink matched them within 5%.

References

- [1] Y. Tsividis, "Analysis and Design of Analog Integrated Circuits," Solid-State Circuits Mag. IEEE, vol. 6, no. 1, 2014, pp. 37-38.
- [2] C. Hu, G. P. Li, E. Worley, and J. White, "Consideration of low-frequency noise in MOS-FET"s for analog performance," *IEEE Electron Device Lett.*, vol. 17, no. 12, 1996, pp. 552-554.
- [3] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for the flicker noise

- in metal-oxide-semiconductor field-effect transistors," *IEEE Trans. Electron Devices*, vol. 37, no. 3, 1990, pp. 654-665.
- [4] C. Jakobson, I. Bloom, and Y. Nemirovsky, "1=f noise in CMOS transistors for analog applications from subthreshold to saturation," J. of Solid-State Electron., vol. 42, no. 10, 1998, pp. 1807-1817.
- [5] I. Bloom and Y. Nemirovsky, "1=f noise reduction of metal-oxide-semiconductor transistors by cycling from inversion to accumulation," Appl. Phys. Lett., vol. 58, no. 15, 1991, pp. 1664-1666.
- [6] B. Dierickx and E. Simoen, "The decrease of "random telegraph signal," noise in metal oxide-semiconductor field-effect transistors when cycled from inversion to accumulation," J. Appl. Phys., vol. 71, no. 4, 1992, pp. 2028-2029.
- [7] H. J. Chung, "5-TFT OLED Pixel Circuit Compensating Threshold Voltage Variation of p-channel Poly-Si TFTs," J. of The Korea Institute of Electronic Communication Sciences, vol. 9, no. 3, 2014, pp. 279-284.
- [8] H. J. Chung, "A Voltage Programming AMOLED Pixel Circuit Compensating Threshold Voltage Variation of n-channel Poly-Si TFTs," J. of The Korea Institute of Electronic Communication Sciences, vol. 8, no. 2, 2013, pp. 207-212.
- [9] B. Razavi, "A study of phase noise in CMOS oscillators," *IEEE J. Solid state Circuit*, vol. 31, 1996, pp. 331-343.
- [10] T. Boutchacha, G. Ghibaudo, G. Guegan, and T. Skotnicki, "Low frequency noise characterization of 0.18 um Si CMOS transistors," *Microelectron. Reliab.*, vol. 37, no. 10/11, 1997, pp. 1599 - 1602.
- [11] T. Strom and S. Signell, "Analysis of periodically switched linear circuits," *IEEE Trans. Circuits Syst.*, vol. 24, 1977, pp. 531 541.
- [12] H. Tian, B. Fowler, and A. El Gamal, "Analysis

of temporal noise in CMOS APS," In *Proc. SPIE*, vol. 3649, San Jose, CA, Jan. 1999, pp. 177-185.

저자 소개



문성열(Seong-Yeol Mun)

1994년 경기대학교 물리학과졸업 (공학사)

2006년 전남대학교 대학원 전기및 반도체공학과 졸업(공학석사)

2011년 전남대학교 전기및반도체공학과(공학박사) 현재 Globalfoundries Ltd., USA, manager ※ 관심분야 : 소자 공정 개발



강성준(Seong-Jun Kang)

1989년 인하대학교 응용물리학과 졸업(공학사) 1994년 인하대학교 대학원 전자재 료공학과 졸업(공학석사)

1999년 인하대학교 대학원 전자재료공학과 졸업(공학박사)

현재 전남대학교 전기및반도체공학과 교수 ※ 관심분야 : 기능성박막, 반도체공정 및 재료



정양희(Yang-Hee Joung)

1983년 단국대학교 응용물리학과 졸업(공학사) 1985년 인하대학교 대학원 응용물

1993년 인하대학교 대학원 전자재료공학과 졸업(공 학박사)

리학과 졸업(공학석사)

1995년~현재 전남대학교 전기및반도체공학과 교수 ※ 관심분야 : 반도체 공정 및 물성