KIPS Transactions on Computer and Communication Systems (정보처리학회논문지:컴퓨터 및 통신 시스템)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Built-In Self Repair for Embedded NAND-Type Flash Memory

임베디드 NAND-형 플래시 메모리를 위한 Built-In Self Repair

  • 김태환 (숭실대학교 컴퓨터학과) ;
  • 장훈 (숭실대학교 컴퓨터학부)
  • Received : 2014.01.17
  • Accepted : 2014.04.09
  • Published : 2014.05.31
Download PDF
⟨ Previous Next ⟩

Abstract

BIST(Built-in self test) is to detect various faults of the existing memory and BIRA(Built-in redundancy analysis) is to repair detected faults by allotting spare. Also, BISR(Built-in self repair) which integrates BIST with BIRA, can enhance the whole memory's yield. However, the previous methods were suggested for RAM and are difficult to diagnose disturbance that is NAND-type flash memory's intrinsic fault when used for the NAND-type flash memory with different characteristics from RAM's memory structure. Therefore, this paper suggests a BISD(Built-in self diagnosis) to detect disturbance occurring in the NAND-type flash memory and to diagnose the location of fault, and BISR to repair faulty blocks.

기존의 메모리에서 발생하는 다양한 고장들을 검출하기 위한 기법으로 BIST(Built-in self test)가 있고 고장이 검출되면 Spare를 할당하여 수리하는 BIRA(Built-in redundancy analysis)가 있다. 그리고 BIST와 BIRA를 통합한 형태인 BISR(Built-in self repair)를 통해 전체 메모리의 수율을 증가시킬 수 있다. 그러나 이전에 제안된 기법들은 RAM을 위해 제안된 기법으로 RAM의 메모리 구조와 특성이 다른 NAND-형 플래시 메모리에 사용하기에는 NAND-형 플래시 메모리의 고유 고장인 Disturbance를 진단하기 어렵다. 따라서 본 논문에서는 NAND-형 플래시 메모리에서 발생하는 Disturbance 고장을 검출하고 고장의 위치도 진단할 있는 BISD(Built-in self diagnosis)와 고장 블록을 수리할 수 있는 BISR을 제안한다.

Keywords

References

  1. M. G. Mohammad, K. K. Saluja, and A. Yap, "Testing Flash Memories", In Proceedings of Thirteenth Intel Conference on VLSI Design, pp.406-411, 2000.
  2. M. F. Chang, W. K. Fuchs, J. H. Patel, "Diagnosis and repair of memory with coupling faults," computers, IEEE Transactions on, Vol.38, No.4, April, 1989, pp.493-500. https://doi.org/10.1109/12.21142
  3. P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, Flash Memories, Boston, MA: Kluwer Academic, 1999.
  4. Stefano DI CARLO, Michele FABIANO, Roberto PIAZZA, and Paolo PRINETTO, "Exploring Modeling and Testing of NAND Flash memories," Test Symposium East-West Design, pp.47-50, 2010.
  5. V. G. Mikitjuk, V. N. Yarmolik, and A. J. van deGoor, "RAM Testing Algorithms for Detection Multiple Linked Faults," Proc. European Design and Test Conf., pp.435-439, 1996.
  6. M. Mohammad and K. K. Saluja, "Flash memory disturbances : modeling and test", in Proc. IEEE VLSI Test Symp. (VTS), Marina Del Rey, California, Apr., 2001, pp.218-224.
  7. J.-C. Yeh, C.-F. Wu, K.-L. Cheng, Y.-F. Chou, C.-T. Huang, C.-W. Wu, "Flash memory built-in self-test using March-like algorithms", IEEE Int. Workshop on Electronic Design, Test and Applications, 2002, pp.137-141.
  8. Nur Qamarina Mohd Noor, Azilah Saparon, and Yusrina Yusof, "An Overview Of Microcode based and FSM based Programmable Memory Built-In Self Test(MBIST) Controller for Coupling Fault Detection", IEEE Symposium on Industrial Electronics and Applications(ISIEA 2009).
  9. T. J. Bergfeld., D. Niggemeyer and E. M. Rudnick, "Diagnostic testing of embedded memories using BIST", Proc. IEEE, Design, Automation and Test in Europe Conference and Exhibition 2000, pp.305-309.
  10. C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, "Built-in redundancy analysis for memory yield improvement", IEEE Transactions on Reliability, Vol.52, pp.386-399, December, 2003. https://doi.org/10.1109/TR.2003.821925
  11. Y.-Y. Hsiao, C.-H. Chen, and C.-W. Wu, "Built-In Self-Repair Schemes for Flash Memories", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.29, No.8, pp.1243-1256, Aug., 2010. https://doi.org/10.1109/TCAD.2010.2049051