References
- C. G. Song and S. H. Choa, "Numerical Study of Warpage and Stress for the Ultra Thin Package", J. Microelectron. Packag. Soc., 17(4), 49 (2010).
- J. H. Lau, "Evolution, Challenge, and Outlook of TSV, 3D IC Integration and 3D Silicon Integration", Advanced Packaging Materials, pp. 462-488 (2011).
- C. C. Ser, S. W. David Ho, S. R. Vempati, and S. V. Nagendra, "Development of Package-on-Package using Embedded Wafer-Level Package Approach", IEEE Transactions on Components, Packaging and Manufacturing Technology, 3(10), 1654 (2013). https://doi.org/10.1109/TCPMT.2013.2275009
- H. H. Kim, D. H. Kim, J. B. Kim, H. J. Kim, J. U. Ahn, I. S. Kang, J. K. Lee, H. S. Ahn and S. D. Kim, "The Effects of UBM and SnAgCu Solder on Drop Impact Reliability of Wafer Level Package", J. Microelectron. Packag. Soc., 17(3), 65 (2010).
- P. Crosbie and Y. J. Lee, "Multiple Impact Characterization of Wafer Level Packaging (WLP)", Microelectronics Reliability, 50, 577-582 (2010). https://doi.org/10.1016/j.microrel.2009.11.012
- X. Fan, "Wafer Level Packaging (WLP): Fan-In, Fan-Out and Three-Dimensional Integration", 11th International Conference on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and MicroSystems (EuroSimE), 11, 1 (2010).
- M. C. Yew, M. Tsai, D. C. Hu and W. K. Yang and K. N. Chiang, "Reliability Analysis of a Novel Fan-Out Type WLP", Soldering & Surface Mount Technology, 21(3), 30 (2009). https://doi.org/10.1108/09540910910970394
- D. Gualandris and C. M. Villa, "Wafer Level Packaging Fan Out Thermal Management: is Smaller Always Hotter?", Electronics Microelectronics and Packaging Conference (EPTC), European, pp. 1-4 (2009).
- M. Brunnbauer, E. Furgut, G. Beer, T. Meyer, H. Hedler, J. Belonio, E. Nomura, K. Kiuchi and K. Kobayashi, "An Embedded Device Technology Based on a Molded Reconfigured Wafer", Electronic Components and Technology Conference, pp. 547-551 (2006).
- J. Hong, S. Gao, S. W. Park, S. H. Moon, J. H. Ba, S. M. Choi and S. Yi, "Parametric Design Study for Minimized Warpage of WL-CSP", 2nd Electronics System integration Technology Conference Greenwich, UK, 187-192 (2010).
- E. K. TH, J. Y. Hao, J. P. Ding, Q. F. Li, W. L. Chan, S. H. H. Huang and Y. J. Jiang, "Encapsulation Challenges for Wafer Level Packaging", Microelectronics and Packaging Conference (EPTC), European, pp. 1-6 (2009).
- S. C. Chong, C. H. Khong, K. C. S. Lim, D. S. W. Ho, C. W. L. Teo, V. W. S. Lee, H. J. Kim, J. Lee and V. S. Rao, "Process Challenges and Development of eWLP", 12th Electronics Packaging Technology Conference, 527-531 (2010).
- Y. G. Jin, X. Baraton, S. W. Yoon, Y. Lin, P. Marimuthu, V. P. Ganesh, T. Meyer and A. Bahr, "Next Generation eWLB (embedded Wafer Level BGA) Packaging", 12th Electronics Packaging Technology Conference (EPTC), 520-526 (2010).
- G. Sharma, S. W. Yoon, M. Prashant, R. Emigh, S. J. Lee, K. Liu and R. Pendse, "Performance & Reliability Characterization of eWLB (Embedded Wafer Level BGA) Packaging", 12th Electronics Packaging Technology Conference (EPTC), 211 (2010).
- M. C. Yew, C. C. A. Yuan, C. J. Wu, D. C. Hu, W. K. Yang, and K. N. Chiang, "Investigation of the Trace Line Failure Mechanism and Design of Flexible Wafer Level Packaging", IEEE Transactions on Advanced Packaging, 32(2), 390 (2009). https://doi.org/10.1109/TADVP.2009.2015673
- M. C. Yew, C. Yuan, C. N. Han, C. S. Huang, W. K. Yang and K. N. Chiang, "Factorial Analysis of Chip-on-Metal WLCSP Technology with Fan-Out Capability", 13th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 223-228 (2006).
- S. J. Lee, S. W. Kim, N. Karim, B. Dunlap, B. Y. Jung, K. C. Bae, J. H. Yu, Y. S. Chung, C. H. Hwang, J. Y. Kim and C. H. Lee, "Electrical Characterization of Wafer Level Fan-Out (WLFO) using Film Substrate for Low Cost Millimeter Wave Application", Proceedings 60th Electronic Components and Technology Conference (ECTC), 1461-1467 (2010).
- K. H. Kim, H. Lee, J. W. Jeong, J. H. Kim and S. H. Choa, "Numerical Analysis of Warpage and Stress for 4-Layer Stacked FBGA Package", J. Microelectron. Packag. Soc., 19(2), 7 (2012). https://doi.org/10.6117/kmeps.2012.19.2.007
- M. J. Yim, R. Strode, J. Brand, R. Adimula, J. J. Zhang and C. Yoo, "Ultra Thin POP Top Package using Compression Mold: Its Warpage Control", IEEE 61st Electronic Components and Technology Conference (ECTC), 1141-1146 (2011).
- W. Flack, R. Hsieh, G. Kenyon, K. Nguyen, M. Ranjan, N. Silva, P. Cardoso, E. O. Toole, R. Leuschner, W. Robl and T. Meyer, "Lithography Technique to Reduce the Alignment Errors from Die Placement in Fan-Out Wafer Level Packaging Applications", IEEE 61st Electronic Components and Technology Conference (ECTC), 65-70 (2011).
- S. S. Deng, S. J. Hwang, H. H. Lee, D. Y. Huang and G. S. Shen, "Warpage Simulations with P-V-T-C Equation and Experiments of Fan-Out Wafer Level Package after Encapsulation Process", Microsystems Packaging Assembly and Circuits Technology Conference (IMPACT), pp. 1-4 (2010).
- Y. R. Chen, G. S. Shen, W. C. Yang and T. C. Chiu, "Interconnect Reliability Modeling for Lead-Free Fan-Out Chip Scale Package", Electronic Materials and Packaging (EMAP), pp. 115-119 (2008).
- S. W. Yoon, Y. Lin and P. C. Marimuthu, "Development and Characterization of 300 mm Large Panel eWLB (embedded wafer level BGA)", Microelectronics and Packaging Conference (EMPC), 18th European, 1-5 (2011).
-
M. C. Yew, C. J. Wu, C. S. Huang, M. Tsai, D. C. Hu, W. K. Yang and K. N. Chiang, "Trace Line Failure Analysis and Characterization of the Panel base Package (
$PBP^{TM}$ ,) Technology with Fan-Out Capability", 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM), 862-869 (2008). - S. J. Lee, S. W. Kim, G. W. Kim, K. C. Bae, J. H. Yu, J. Y. Kim,, H. Y. Yoo and C. H. Lee, "Electrical Evaluation of Wafer Level Fan Out (WLFO) Package using Organic Substrates for Microwave Applications", 3rd Electronic System-Integration Technology Conference (ESTC), 1-6 (2010).
- A. Murgia, R. Tonelli, M. Marchesi, G. Concas, S. Counsell, J. McFall and S. Swift, "Refactoring and its Relationship with Fan-In and Fan-Out: An Empirical Study", 16th European Conference on Software Maintenance and Reengineering (CSMR), 63-72 (2012).
- H. P. Wei, M. C. Yew, W. K. Yang and K. N. Chiang, "Reliability Analysis of a Package-on-Package Structure using the Novel WLCSP Technology with Fan-Out Capability", Electronic Materials and Packaging (EMAP), pp. 1-7 (2006).
-
H. P. Wei, M. C. Yew, C. J. Wu and K. N. Chiang, "Reliability and Thermal Assessment of Stacked Chip-on-Metal Panel based Package (
$PBP^{TM}$ ) with Fan-Out Capability", Electronics System-Integration Technology Conference, 2, 327-332 (2008). - C. Chen, R. Vitenberg and H. A. Jacobsen, "Scaling Construction of Low Fan-Out Overlays for Topic-Based Publish/ Subscribe Systems", 31st International Conference on Distributed Computing Systems (ICDCS), 225-236 (2011).
- S. S. Deng, S. J. Hwang, H. H. Lee, D. Y. Huang, Y. R. Chen and G. S. Shen, "Simulation and Experiments of Fan-Out Wafer Level Package during Encapsulation", 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), 48-51 (2009).
- J. E. Luan, Y. Jin, K. Y. Goh, Y. Ma, G. Hu, Y. Huang and X. Baraton, "Challenges for Extra Large Embedded Wafer Level Ball Grid Array Development", 11th Electronics Packaging Technology Conference (EPTC), 202-207 (2009).
- X. J. Fan, B. Varia and Q. Han, "Design and Optimization of Thermo-Mechanical Reliability in Wafer Level Packaging", Microelectronics Reliability, pp. 536-546 (2009).
Cited by
- Design of New Au-NiCo MEMS Vertical Probe for Fine-Pitch Wafer-Level Probing vol.11, pp.5, 2014, https://doi.org/10.3390/cryst11050485