JPE 14-3-8

http://dx.doi.org/10.6113/JPE.2014.14.3.488

ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718

Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA

Wahidah Abd. Halim^{†,**,***} Nasrudin Abd. Rahim^{**}, and Maaspaliza Azri^{*,**,***}

**Baculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka, Melaka, Malaysia
**UM Power Energy Dedicated Advanced Centre (UMPEDAC), University of Malaya, Kuala Lumpur, Malaysia
***Department of Electrical Engineering, Faculty of Engineering, University of Malaya, Kuala Lumpur, Malaysia

Abstract

This paper presents an implementation of selective harmonic elimination (SHE) modulation for a single-phase 13-level transistor-clamped H-bridge (TCHB) based cascaded multilevel inverter. To determine the optimum switching angle of the SHE equations, the Newton-Raphson method is used in solving the transcendental equation describing the fundamental and harmonic components. The proposed SHE scheme used the relationship between the angles and a sinusoidal reference waveform based on voltage-angle equal criteria. The proposed SHE scheme is evaluated through simulation and experimental results. The digital modulator based-SHE scheme using a field-programmable gate array (FPGA) is described and has been implemented on an Altera DE2 board. The proposed SHE is efficient in eliminating the 3rd, 5th, 7th, 9th and 11th order harmonics, which validates the analytical results. From the results, it can be seen that the adopted 13-level inverter produces a higher quality with a better harmonic profile and sinusoidal shape of the stepped output waveform.

Key words: Field-programmable gate array (FPGA), Multilevel inverter, Pulse-width modulation, Total harmonic distortion (THD)

I. INTRODUCTION

Multilevel inverter technology has drawn tremendous interest among researchers from industry and academia in recent years due to its superior performance. In contrast to conventional two-level inverters, they are more efficient and better suited for applications requiring high power and high voltage levels. Among the various types of multilevel inverter topologies, the cascaded H-bridge (CHB) has attracted special attention due to its modular structure, which provides high reliability and better fault tolerance. Increasing the number of levels is also easier with minimal modifications in the hardware and control algorithm. Therefore, the CHB multilevel inverter has become popular in renewable energy (solar/wind power inverters), reactive power compensation (STATCOMs)

and motor-drive applications up to MegaWatt (MW) power levels [1]-[6]. For these applications, the converter's output voltage must fulfill the requirement for maximum voltage and current THD as specified in IEEE Std.519-1992 [7].

It is essential to produce an effective power converter from the perspective of cost, efficiency and output quality. These factors have leads for developing a new family of multilevel inverters known as transistor-clamped converters (TCC) [5], [8]. By adding additional devices (such as power switches, power diodes and capacitors) to an existing H-bridge topology, it is possible to increase the number of output voltage levels and produce a better sinusoidal output waveform. The TCC has a reduced number of dc power supplies and switches when compared to the conventional CHB topology designed for the same number of voltage levels.

The modulation strategy has a profound impact on the performance of multilevel inverters, since it determines the switching losses as well as the voltage and current harmonics. Generally, multilevel modulation strategies can be classified, according to the switching frequency, into two categories: high-frequency switching and low-frequency (fundamental frequency) switching methods. The most popular modulation

Manuscript received Nov. 3, 2013; accepted Jan. 11, 2014

Recommended for publication by Associate Editor Lixiang Wei.

[†]Corresponding Author: wahidahhalim@utem.edu.my

Tel: +606-555 2345, Fax: +606-555 2266, Universiti Teknikal Malaysia Melaka

^{*}Fac. of Electrical Eng., Universiti Teknikal Malaysia Melaka, Malaysia

^{**}UMPEDAC, University of Malaya, Malaysia

^{***}Dept. of Electrical Eng., Fac. of Eng., University of Malaya, Malaysia




Fig. 1. The 13-level TCHB based cascaded multilevel inverter topology.

schemes discussed in the literature for multilevel inverters are multireference/multicarrier-based PWM [4], [5], [9], [10], multilevel space-vector PWM (SVM) [11], [12] and multilevel selective harmonic elimination (SHE) [7], [13]. The multilevel carrier-based PWM and SVM techniques are considered high-switching frequency schemes, whereas SHE falls within the low-switching frequency group. Each solution has its unique advantages and drawbacks. As a result, the choice of the modulation technique usually depends on the inverter topology and its application.

Among the many modulation strategies, SHE is commonly adopted in high power applications where the switching frequency has to be low enough to minimize the switching losses. Since the effectiveness of the SHE method depends heavily on the switching angle, various algorithms have been developed for determining the optimum switching angles [14], [15]. Usually, this is done offline, using optimization techniques such as the Newton-Raphson (NR) method [14]-[17]. More complex techniques such as the genetic algorithm (GA) [15], [18]-[20] and the particle swarm optimization (PSO) [15], [21], [22] have also been demonstrated. Although these new techniques are fast in determining the optimized angle, the solutions only minimize the harmonics rather than eliminate them. Moreover, as a prerequisite, the engineers need to understand advance control and mathematics algorithms [6].

More recently, online methods have been proposed where the real-time calculations of the switching angles are made possible using a high speed processor. In [23], a mathematical calculation based on a trigonometric function was proposed to obtain the switching angles. In [24], a simple and improved real-time algorithm for calculating the switching angles has been introduced and then proven by mathematical derivation. In [6], the authors proposed a four-equation method based on harmonic injection and equal area criteria, regardless of the number of inverter output levels. In [3], an artificial neural network (ANN) was used for obtaining the optimal switching angles for multilevel inverters in solar applications. However, due to the simplifications used, these online methods cannot fully eliminate the harmonics. Hence, they generally yield a significantly higher THD and are inferior to the offline methods.

SHE analyses for 5-level to 13-level CHB inverters with an unequal dc sources considering the minimum THD with or without elimination of the lowest order harmonics are discussed in [25]. However, the real implementation results are discontinued for 11-level and 13-level cases. For the 13-level case, only simulation studies have been reported so far [26]. In this paper, real implementation of the SHE method on a 13-level inverter is demonstrated.

Normally, digital implementation of SHE modulation involves two steps. First, the switching angles are calculated offline through solving a set of non-linear and transcendental equations. Then, the switching angles are stored in a look-up table (LUT) for real-time application [27].

In order to implement real-time control systems in power electronics applications, the system designers have many choices. Microcontrollers, microprocessors and DSPs are software-based devices, which come with efficient software compilers and programs usually written in C or assembly language. Although these technologies are matured and usually have dedicated PWM generation blocks, they have limited sampling rates and limited speed due to their natural sequence based operation (the programs are executed line by line, not simultaneously). This limitation can be resolved with a field-programmable gate array (FPGA) as an alternative to programmable logic device (PLD) and application specific integrated circuit (ASIC) technologies. FPGAs are digital hardware-based devices and they have become an increasingly popular technology in digital prototyping for multilevel inverters [15], [28] due to their speed and flexibility.

In this paper, SHE modulation is suggested for a 13-level transistor-clamped H-bridge (TCHB) inverter based cascaded multilevel inverter topology. The Newton-Raphson method is used to calculate switching angles with the capability to eliminate the lowest order harmonics while maintaining the fundamental component. In order to generate an optimum stepped output waveform, a simple SHE modulation is defined according the voltage-angle equal criteria. Real implementation of SHE modulation for a TCHB inverter using an FPGA is presented. The analytical results are validated through both simulation and experimental results.

States S_{11} S_{12} S_{15} S_{21} S_{22} S_{23} S_{24} S_{25} S_{34} S_{35} V_{inv} $3 V_{DC}$ $2\frac{1}{2} V_{DC}$ $2 V_{DC}$ 11/2 VDC V_{DC} $\frac{1}{2} V_{DC}$ $-1/_{2} V_{DC}$ - V_{DC} -1½ V_{DC} -2 V_{DC} -2 ½ V_{DC} -3 V_{DC}

TABLE I
SWITCHING STATES AND VOLTAGE LEVELS OF THE 13-LEVEL TCHB INVERTER

II. THE POWER CIRCUIT

Fig. 1 shows the studied inverter configuration based on a 5-level transistor-clamped H-bridge (TCHB) multilevel inverter. The 5-level TCHB is modified by adding one bidirectional switch to the H-bridge module. A very attractive feature of the bidirectional switch is that it allows for a bidirectional current flow and enables five output voltage levels of 0, $\pm 1/2 V_{DC}$ and $\pm V_{DC}$. Even though such a topology has been discussed in [9], the SHE modulation method is used instead of the multicarrier modulation method.

The inverter is supplied by three independent dc sources, three H-bridge modules and three bidirectional switches to produce a 13-level output. Multiple dc sources at the input of the inverter may be obtained from constant dc supplies, batteries, super capacitors, photovoltaics or fuel cells. Generally, the number of output levels for the inverter is given by 4i + 1, where i is the number of TCHB cells.

Through combinations of the on state of the switches (S_{i1} - S_{i5}), the cell output voltage V_i can be expressed as:

$$V_{i} = V_{DC}(S_{i4} - S_{i2}) \{ y_{2}' S_{i5} + |S_{i1} - S_{i2}| \cdot |S_{i3} - S_{i4}| \}$$
 (1)

The modes of operation, the switches to be turned on and the corresponding output voltage levels are summarized in Table I. The 13-level TCHB inverter's operation involves 14 switching states, and all the operating states are illustrated in Fig. 2.

In order to justify the use of a TCHB inverter, performance comparisons are made against a conventional CHB inverter with the same 13-level voltage outputs. In general, the output voltage quality for both inverters is the same. The most obvious advantage of the adopted inverter is that it has a lower component count when compared to a CHB inverter

with the same number of output levels. This results in lower total power losses produced by the TCHB inverter when compared to the CHB inverter [5]. Since the CHB inverter requires two series connected cells to produce 5 voltage levels, a total of 24 switches are needed to generate a 13-level voltage. On the other hand, the TCHB inverter requires only 15 switches to produce the same number of voltage levels. Moreover, the provision of isolated sources is the main disadvantage of the CHB topology. In this case, a total of six isolated dc sources is needed for the CHB, whereas the TCHB inverter requires three isolated dc sources. Owing to a bidirectional switch connected at the midpoint of the dc link to the TCHB inverter output, both of the topologies require six capacitors. However, a larger capacitance is required in the TCHB inverter to prevent a capacitor voltage imbalance [5], [9]. A few practical approaches for balancing capacitor voltages are by replacing the capacitors with isolated dc sources, applying a back-to-back intertie system [29] or the use of auxiliary dc-dc converter circuits [30]. It is expected that the overall cost of the TCHB inverter will be lower than that of the conventional CHB inverter due to the reduced switch count and the lower number of isolated dc sources required.

III. BACKGROUND AND SOLUTION FOR SHE MODULATION

A. Harmonic Elimination Technique

In general, the inverter output voltage V_{inv} waveform (see Fig. 3) can be expressed in the Fourier series as:

$$V_{inv}(\omega t) = a_0 + \sum_{n=1}^{\infty} \left[a_n \cos(n\omega t) + b_n \sin(n\omega t) \right]$$
 (2)




Fig. 2. Operating states of the 13-level TCHB inverter. (a) State 1. (b) State 2. (c) State 3. (d) State 4. (e) State 5. (f) State 6. (g) State 7. (h) State 8. (i) State 9. (j) State 10. (k) State 11. (l) State 12. (m) State 13. (n) State 14.




Fig. 3. The inverter output voltage V_{inv} waveform.




Fig. 4. The switching angles solutions for 13-level inverter.

It is worth noting that the actual waveform consists of sine terms only. The even harmonics are also absent due to the quarter-wave symmetry of the output voltage along the x-axis. Thus, both a_0 and a_n are zero, and (2) can be simplified into:

$$V_{inv}(\omega t) = \sum_{n=odd}^{\infty} b_n \sin(n\omega t)$$
 (3)

Note that, when three TCHB cells are connected in cascade they provide a total output voltage V_{inv} as given by:

$$V_{inv} = V_{L1} + V_{L2} + V_{L3} \tag{4}$$

For each 5-level TCHB module in the adopted inverter, the output waveform has a minimum step of $\frac{1}{2}V_{DC}$. Thus, the Fourier series expansion of the inverter output V_{inv} waveform as seen in Fig. 3 is [4]:

$$V_{inv}(\omega t) = \frac{2V_{DC}}{n\pi} \sum_{n=1.3.5...}^{\infty} [\cos(n\theta_1) + ... + \cos(n\theta_6)] \sin(n\omega t)$$
 (5)

From (5), the fundamental output voltage V_1 can be expressed as:

$$b_{1} = \frac{2V_{DC}}{\pi} [\cos(\theta_{1}) + \cos(\theta_{2}) + \dots + \cos(\theta_{6})] = V_{1}$$
 (6)

and as indicated in Fig. 3, the switching angles $\theta_1 - \theta_6$ must satisfy the following condition:

$$0 < \theta_1 < \theta_2 < \dots < \theta_6 < \pi/2 \tag{7}$$

Assuming that the expression of the modulation index M is given by:

$$M = \frac{\pi V_1}{2sV_{DC}} (0 \le M \le 1) \tag{8}$$

where s is the number of positive steps in a quarter waveform.

The main objective of this paper is to produce an output waveform with the ability to eliminate the 3rd, 5th, 7th, 9th and 11th order harmonics. In order to generate a staircase waveform, the switching angles can be obtained by solving the following equations:

$$\cos(\theta_{1}) + \cos(\theta_{2}) + \dots + \cos(\theta_{5}) + \cos(\theta_{6}) = 6M$$

$$\cos(3\theta_{1}) + \cos(3\theta_{2}) + \dots + \cos(3\theta_{5}) + \cos(3\theta_{6}) = 0$$

$$\cos(5\theta_{1}) + \cos(5\theta_{2}) + \dots + \cos(5\theta_{5}) + \cos(5\theta_{6}) = 0$$

$$\cos(7\theta_{1}) + \cos(7\theta_{2}) + \dots + \cos(7\theta_{5}) + \cos(7\theta_{6}) = 0$$

$$\cos(9\theta_{1}) + \cos(9\theta_{2}) + \dots + \cos(9\theta_{5}) + \cos(9\theta_{6}) = 0$$

$$\cos(1\theta_{1}) + \cos(1\theta_{2}) + \dots + \cos(1\theta_{5}) + \cos(1\theta_{6}) = 0$$

$$\cos(1\theta_{1}) + \cos(1\theta_{2}) + \dots + \cos(1\theta_{5}) + \cos(1\theta_{6}) = 0$$
(9)

A different approach is used to solve the harmonic problem of the adopted inverter. There are three steps involved in this method. A brief description of the implementation steps are given as follows:

- The switching angle calculations are performed through the Newton-Raphson (NR) method.
- The voltage-angle equal criteria of the sinusoidal reference waveform is used to find the threshold voltage corresponding to the calculated angles.
- A sinusoidal voltage reference is compared with the threshold voltages and combination logics are used to generate the gating signals.

B. Newton-Raphson Method

The Newton-Raphson (NR) method is a commonly used iterative method for solving equations which are difficult to solve analytically. Here, the NR method is used in Matlab to solve the set of transcendental equations in (8). The solutions, which are the set of switching angles for the 13-level inverter, are illustrated in Fig. 4. These switching angle are then examined for their corresponding total harmonic distortion (THD) given by:

$$THD_{V} = \frac{\sqrt{\sum_{n=2}^{\infty} V_{n}^{2}}}{V_{N}}$$
 (10)

where V_n is the rms value of the *n*th harmonic component and V_1 is the rms value of the fundamental component.

IV. SHE MODULATION AND ITS IMPLEMENTATION

The 13-level TCHB inverter topology is built with three isolated dc supplies. It is worth noting that there are a total of six equal steps ($\frac{1}{2}V_{DC}$, V_{DC} , $\frac{1}{2}V_{DC}$, $\frac{2}{2}V_{DC}$, $\frac{2}{2}V_{DC}$ and $\frac{3}{2}V_{DC}$) in a quarter of the output waveform as depicted in Fig. 3. Taking into account the instances where output voltage is zero, this gives a total of thirteen steps in the output voltage waveform,




Fig. 5. The reference signal and triggered voltages for the respective angles.




Fig. 6. Illustration of FPGA-based SHE modulator.

hence the name 13-level TCHB.

A. Proposed SHE Modulation

Fig. 5 illustrates the proposed SHE modulation for the 13-level TCHB inverter which is derived from one sinusoidal reference signal and several triggered voltage levels (V_H and V_L). Voltages V_H and V_L are classified as the triggered voltage levels; which correspond to the switching angles and switching states of the related cell.

According to Fig. 5, the reference voltage V_{ref} waveform is given by:

$$V_{ref} = V_m \sin \omega t \tag{11}$$

where V_m is an arbitrary (peak) value. For the developed SHE technique, only a half-wave diagram is illustrated and the modulus operation of a sinusoidal waveform has been included due to the fact that the steps in the other regions are sequential.

TABLE II
THE FPGA USAGE (ALTERA CYCLONE II - EP2C35F672C6)

Item	Utilization		
Total logic elements	1 173 / 33 216 (4%)		
Total combinational function	1 170 / 33 216 (4%)		
Total register	53 / 33 216 (<1%)		
Total pin	17 / 475 (4%)		

TABLE III
THE SWITCHING ANGLES SET

Case	Switching Angles (°)						
Minimum THD	[4.90	16.75	28.27	41.18	58.95	87.19]	
Maximum THD	[9.30	13.20	30.20	40.60	60.10	87.80]	

There are six voltage levels ($V_{L,Cell1}$, $V_{H,Cell2}$, $V_{L,Cell2}$, $V_{H,Cell2}$, $V_{L,Cell3}$, and $V_{H,Cell3}$) during the positive half-cycle of the modulating signal, where two voltage levels are specified for each cell. By using the voltage-angle equal criteria, a simple calculation for the triggered voltage levels is derived from the calculated switching angles ($\theta_1 - \theta_6$), which can be computed as:

$$\begin{split} V_{L,Cell1} &= \sin(\theta_1 \times \pi/180) \times V_m \\ V_{L,Cell2} &= \sin(\theta_2 \times \pi/180) \times V_m \\ V_{L,Cell3} &= \sin(\theta_3 \times \pi/180) \times V_m \\ V_{H,Cell1} &= \sin(\theta_4 \times \pi/180) \times V_m \\ V_{H,Cell2} &= \sin(\theta_5 \times \pi/180) \times V_m \\ V_{H,Cell3} &= \sin(\theta_6 \times \pi/180) \times V_m \end{split} \tag{12}$$

Equation (12) is a generalized set of trigger voltages corresponding to the switching angles in order to perform the SHE modulation for the adopted inverter. The sequence is chosen such that cell 1 turns on and off at angles $\theta_1 \& \theta_4$, cell 2 at $\theta_2 \& \theta_5$, and cell 3 at $\theta_3 \& \theta_6$, respectively. This is to ensure that each cell has approximately the same turn on time, and to avoid over-burdening of any particular cell. This concept can be applied to any angle, number of voltage levels and type of multilevel inverter topology.

B. Hardware Implementation Using FPGA

Fig. 6 shows a block diagram of the SHE scheme implemented in an FPGA. The controller functional model was designed by means of Verilog HDL code and schematic design entries in Quartus II software. There are four sub-modules in the modulator architecture. One module is designated for the sine look-up table (LUT) for the reference V_{ref} signal and three logic modules are derived for the switches in each 5-level inverter cell.

In order to generate a sine reference waveform, only data for a quarter sine wave is needed. The sinusoidal reference generator of a 50 Hz signal is stored in the LUT with a 1 MHz




Fig. 7. Waveform of switching signals.

sampling frequency. This requires only 5,000 sample data to be stored in the LUT, reducing the utilization of the FPGA devices without compromising the performance of the controller. The sine-wave LUT (see Fig. 6) displayed data value of 650 used with Verilog code as the chosen peak reference throughout the simulations and hardware implementation. The 180° reference signal is generated based on the first 10,000 counter in logic low, and the next 10,000 sequences in logic high. This will be continuously repeated.

The logic modules consist of the assigned voltage levels as representatives of the switching angles, comparators and combinational logics. The switching patterns of each cell in the 13-level inverter were then formed by logic combinations from the reference and the calculated threshold voltage comparisons. Switches S_{i1} , S_{i3} , and S_{i5} (i is the cell number) operate by comparing the reference signal with the triggered voltage levels and through the combinational logic gates, whereas S_{i2} and S_{i4} operate complementarily in a half cycle of the reference signal (i.e 50 Hz). Therefore, signals S_{12} , S_{22} and S_{32} have the same pattern, as well as the signals S_{14} , S_{24} and S_{34} .

The general logic expression (simple combinations of AND, OR and NOT logics) of the gating signals are given as follows:

$$S_{i1} = (C_{i1} \cdot p180ref) + (\overline{C_{i2}} \cdot \overline{p180ref})$$

$$S_{i2} = \overline{p180ref}$$

$$S_{i3} = (C_{i1} \cdot \overline{p180ref}) + (\overline{C_{i2}} \cdot p180ref)$$

$$S_{i4} = p180ref$$

$$S_{i5} = \overline{C_{i1}} \cdot C_{i2}$$
(13)

where C_{i1} and C_{i2} are the outputs of the comparators and the p180ref signal is the 180° reference based on the 50 Hz pulse signal which is also identified as the S_{i4} signal. This control scheme can be extended to any numbers of 5-level TCHB modules.

In order to implement the modulator on an FPGA, a cost effective Altera DE2 development board has been chosen to




Fig. 8. The inverter output voltage V_{inv} using solution set with minimum THD.




Fig. 9. Harmonic spectrum. (a) Solution set with minimum THD. (b) Solution set with maximum THD.

generate the digital gating signal. A Cyclone II 2C35 FPGA device has been included with aid of various hardware resources and components incorporated on-board, including 33 216 logic elements (LE), 483 840 RAM bits, 35 embedded multipliers, and 475 user I/O pins. The FPGA utilizations for the proposed system are summarized in Table II.

V. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation Results

For verification of the FPGA-based design, simulations are done on ModelSim software. Two sets of switching angles are used: one is a set of angles which yields the minimum THD. The other case uses a set of angles which yields the maximum THD. The used switching angles are presented in Table III. Fig. 7 shows the simulated gating signals of the minimum THD for the TCHB inverter switches in the ModelSim simulation environment. The highlighted line in Fig. 7 is the location of the peak sine wave at a duration of 0.005 second, which has been determined by (11) and the respective gating signals.

The THCB inverter is then simulated using Matlab/Simulink




Fig. 10. Experiment results with respect to 13-level output. (a) Output voltage V_{L1} (b) Output voltage V_{L2} (c) Output voltage V_{L3} .




Fig. 11. Inverter output V_{inv} waveform for solution set with minimum THD.

in order to verify the SHE modulation. The total dc voltage input is set to 360 V, so that the dc-link for each 5-level TCHB inverter module is 120 V. Two types of loads are tested, i.e. a purely resistive load and an RL load. The former uses only a




Fig. 12. Experiment results for solution set with minimum THD. (a) The waveforms for R load. (b) The waveforms for RL load.

 $130~\Omega$ resistor at the inverter output, while the later adds an 81~mH inductor in series with the resistor. These RL values are chosen to be the same as those in the experimental setup to facilitate the analysis and performance comparison between the simulation and experimental results.

Fig. 8 shows the simulated results of the inverter output voltage V_{inv} when the adopted inverter operates with the switching angles of the minimum THD. Fig. 9a shows the inverter output voltage THD of 6.77% for the minimum THD case. Meanwhile, Fig. 9b shows the inverter voltage THD of 8.13% for the maximum THD case. Both THD results show that the specific $3^{\rm rd}$, $5^{\rm th}$, $7^{\rm th}$, $9^{\rm th}$ and $11^{\rm th}$ harmonic orders have been eliminated.

B. Experiment Results

A prototype inverter is built to verify the effectiveness of the proposed SHE scheme. The experimental setup has been constructed to be similar to the simulation setup and it operates using the same switching angles shown in Table III. Insulated gate bipolar transistors (IGBTs) with ultrafast soft recovery diodes (IRG4PC50UD) and power diodes (30CPF12PBF) are used in the prototype inverter. The inverter was supplied by three GW Instek (GPC6030D) isolated dc sources V_{DC} = 120 V for each of the cells. Six 3300 μ F electrolyte capacitors are used as dc-link capacitors (C_1 - C_6). The large capacitance is used to reduce the effects of voltage unbalance [5], so that the voltage across each capacitor is maintained at approximately





Fig. 13. Inverter output V_{inv} waveform for solution set with maximum THD.






Fig. 14. The harmonic spectrum. (a) For minimum THD. (b) For maximum THD.

 $\frac{1}{2}V_{DC}$ throughout the experiment. The prototype is tested under two load conditions as in the simulation: the resistive load case, $R=130~\Omega$, and the RL load case, $R=130~\Omega$ and $L=81~\mathrm{mH}$.

Figs. 10-12 illustrate the waveform results of the adopted inverter in the test experiments using the solution angles set of the minimum THD. Figs. 10a-10c show the output voltage for module 1, module 2 and module 3 (V_{L1} , V_{L2} , V_{L3}) together with




Fig. 15. Comparison of inverter output voltage THD between simulation and experiment.

the resultant output voltage V_{inv} of the 13-level inverter. Fig. 11 shows a zoom-in of the waveform of the 13-level inverter output. Figs. 12a and 12b show the inverter output voltage V_{inv} and the load current I_o waveforms when the inverter is tested with a highly resistive load and an RL load, respectively.

The inverter output voltage V_{inv} waveform when conducted with the solution angles set of the maximum THD is shown in Fig. 13. The output voltage THD for the minimum and maximum THD cases are found to be 6.6% and of 8.0% respectively, and they are shown in Fig. 14. These THD values demonstrate that the low order harmonics have been almost completely eliminated. They are generally in good agreement with the simulation results as depicted in Fig. 15, with slight deviations (not more than 0.3% THD).

VI. CONCLUSIONS

This paper has presented a modular method for implementing SHE modulation in an FPGA for a single-phase 13-level transistor-clamped H-bridge (TCHB) based cascaded multilevel inverter. When more TCHB cells are cascaded, double voltage levels are produced when compared to the conventional CHB topology. As a result, the output quality can be improved with a lower number of switches. Using Newton-Raphson's method, the optimum switching angles for eliminating the low order harmonics are obtained. The proposed SHE method produced a simple and precise implementation in practical applications. The analytical results were verified through simulation and experimental results, where the 3rd, 5th, 7th, 9th and 11th order harmonics have been successfully eliminated. The proposed SHE modulation can be extended to others multilevel topologies at any level of output.

ACKNOWLEDGMENT

This work has been funded by University of Malaya (UM) through UM postgraduate research grants (PS112- 2009C and PV037/2011B). The authors thank the Ministry of Higher Education Malaysia (MOHE) and Universiti Teknikal Malaysia Melaka for sponsoring the research work.

REFERENCES

- [1] J. Dixon, L. Moran, J. Rodriguez, and R. Domke, "Reactive power compensation technologies: State-of-the-art review," in *Proc. IEEE*, Vol. 93, No. 12, pp. 2144-2164, 2005.
- [2] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," in *Proc. IEEE*, Vol. 97, No. 11, pp. 1786-1817, 2009.
- [3] F. Filho, L. M. Tolbert, C. Yue, and B. Ozpineci, "Real-time selective harmonic minimization for multilevel inverters connected to solar panels using artificial neural network angle generation," *IEEE Trans. Ind. Appl.*, Vol. 47, No. 5, pp. 2117-2124, Sep./Oct. 2011.
- [4] N. A. Rahim, J. Selvaraj, and C. Krismadinata, "Five-level inverter with dual reference modulation technique for grid-connected PV system," *Renewable Energy*, Vol. 35, No. 3, pp. 712-720, Mar. 2010.
- [5] N. A. Rahim, M. F. M. Elias, and H. Wooi Ping, "Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 8, pp. 2943-2956, Aug. 2013.
- [6] W. Jin and D. Ahmadi, "A precise and practical harmonic elimination method for multilevel inverters," *IEEE Trans. Ind. Appl.*, Vol. 46, No. 2, pp. 857-865, Mar./Apr. 2010.
- [7] J. Pontt, J. Rodriguez, and R. Huerta, "Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92," *IEEE Trans. Power Electron.*, Vol. 19, No. 6, pp. 1594-1600, Nov. 2004.
- [8] M. Schweizer, T. Friedli, and J. W. Kolar, "Comparative evaluation of advanced three-phase three-level inverter/converter topologies against two-level systems," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 12, pp. 5515-5527, Dec. 2013.
- [9] S. J. Park, F. S. Kang, M. H. Lee, and C. U. Kim, "A new single-phase five-level PWM inverter employing a deadbeat control scheme," *IEEE Trans. Power Electron.*, Vol. 18, No. 3, pp. 831-843, May 2003.
- [10] M. Calais, L. J. Borle, and V. G. Agelidis, "Analysis of multicarrier PWM methods for a single-phase five level inverter," in *Proc. PESC*, pp. 1351-1356, 2001.
- [11] A. Bendre, S. Krstic, J. Vander Meer, and G. Venkataramanan, "Comparative evaluation of modulation algorithms for neutral-point-clamped converters," *IEEE Trans. Ind. Appl.*, Vol. 41, No. 2, pp. 634-643, Mar./Apr. 2005.
- [12] R. M. Valan, P. S. Manoharan, and A. Ravi, "Simulation and an experimental investigation of SVPWM technique on a multilevel voltage source inverter for photovoltaic systems," *International Journal of Electrical Power & Energy Systems*, Vol. 52, pp. 116-131, Nov. 2013.
- [13] H. S. Patel and R. G. Hoft, "Generalized techniques of harmonic elimination and voltage control in thyristor inverters: Part I--harmonic elimination," *IEEE Trans. Ind. Appl.*, Vol. IA-9, No. 3, pp. 310-317, May/Jun. 1973.
- [14] S. Sirisukprasert, L. Jih-Sheng, and L. Tian-Hua, "Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 4, pp. 875-881, Aug. 2002.
- [15] J. M. Vesapogu, S. Peddakotla, and S. R. A. Kuppa,

- "Harmonic analysis and FPGA implementation of SHE controlled three phase CHB 11-level inverter in MV drives using deterministic and stochastic optimization techniques," *SpringerPlus*, Vol. 2, No. 1, pp. 1-16, Aug. 2013
- [16] M. G. H. Aghdam, S. H. Fathi, and G. B. Gharehpetian, "Comparison of OMTHD and OHSW harmonic optimization techniques in multi-level voltage-source inverter with non-equal DC sources," in *International Conference on Power Electronics (ICPE)*, pp. 587-591, 2007.
- [17] K. Chaniago, N. A. Rahim, and J. Selvaraj, "Novel fundamental-frequency-modulated modified H-bridge single-phase seven-level inverter for stand-alone photovoltaic system," in *Conference on Clean Energy and Technology (CET)*, pp. 225-230, 2011.
- [18] M. S. A. Dahidah and V. G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula," *IEEE Trans. Power Electron.*, Vol. 23, No. 4, pp. 1620-1630, Jul. 2008.
- [19] B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms," *IEEE Power Electronics Letters*, Vol. 3, No. 3, pp. 92-95, Sep. 2005.
- [20] N. Farokhnia, S. H. Fathi, R. Salehi, G. B. Gharehpetian, and M. Ehsani, "Improved selective harmonic elimination pulse-width modulation strategy in multilevel inverters," *IET Power Electronics*, Vol. 5, No. 9, pp. 1904-1911, Nov. 2012.
- [21] R. N. Ray, D. Chatterjee, and S. K. Goswami, "Harmonics elimination in a multilevel inverter using the particle swarm optimisation technique," *IET Power Electronics*, Vol. 2, No. 6, pp. 646-652, Nov. 2009.
- [22] H. Taghizadeh and M. T. Hagh, "Harmonic elimination of cascade multilevel inverters with nonequal DC sources using particle swarm optimization," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 11, pp. 3678-3684, Nov. 2010.
- [23] D. W. Kang, H. C. Kim, T. J. Kim, and D. S. Hyun, "A simple method for acquiring the conducting angle in a multilevel cascaded inverter using step pulse waves," in *Proc. IEE Electric Power Applications*, Vol. 152, No. 1, pp. 103-111, 2005.
- [24] L. Yu, H. Hoon, and A. Q. Huang, "Real-time calculation of switching angles minimizing THD for multilevel inverters with step modulation," *IEEE Trans. Ind. Electron.*, Vol. 56, No. 2, pp. 285-293, Feb. 2009.
- [25] B. Diong, H. Sepahvand, and K. A. Corzine, "Harmonic distortion optimization of cascaded H-bridge inverters considering device voltage drops and noninteger DC voltage ratios," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 8, pp. 3106-3114, Aug. 2013.
- [26] S. A. Abu and W. Ming-yan, "Spectral analysis of hybrid capacitor-clamp cascade 13-level inverter," in *International Conference on Industrial Technology (ICIT)*, pp. 271-276, 2006.
- [27] J. R. Wells, G. Xin, P. L. Chapman, P. T. Krein, and B. M. Nee, "Modulation-based harmonic elimination," *IEEE Trans. Power Electron.*, Vol. 22, No. 1, pp. 336-340, Jan. 2007
- [28] M. P. Aguirre, L. Calvino, and M. I. Valla, "Multilevel current-source inverter with FPGA control," *IEEE Trans. Ind. Electron.*, Vol. 60, No. 1, pp. 3-10, Jan. 2013.
- [29] P. Zhiguo, P. F. Zheng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of

diode-clamped multilevel rectifier/inverter systems," *IEEE Trans. Ind. Appl.*, Vol. 41, No. 6, pp. 1698-1706, Nov./Dec. 2005

[30] A. von Jouanne, S. Dai, and H. Zhang, "A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage elimination," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 4, pp. 739-745, Aug. 2002.



Nasrudin Abd. Rahim was born in Johor, Malaysia, in 1960. He received his B.S. (with Honors) and M.S. degrees from the University of Strathclyde, Glasgow, UK, in 1985 and 1988, respectively, and his Ph.D. degree from Heriot-Watt University, Edinburgh, UK, in 1995. He is presently working as a Professor at the University of

Malaya, Kuala Lumpur, Malaysia, where he is also the Director of the UM Power Energy Dedicated Advanced Centre (UMPEDAC). At present he is an Adjunct Professor at King Abdulaziz University, Jeddah, Saudi Arabia. Professor Rahim is a Senior Member of the IEEE, a Fellow of the Institution of Engineering and Technology, UK, and a Fellow of the Academy of Sciences Malaysia. He is also a Chartered Engineer.



Wahidah Abd. Halim was born in Kuala Lumpur, Malaysia, in 1977. She received her B. Eng. degree (with Honors) in Electrical Engineering from the Universiti Teknologi Malaysia, Johor, Malaysia, in 2001, and her M.Sc. degree in Electrical Power Engineering from the Universiti Putra Malaysia, Serdang, Selangor, Malaysia, in 2005. She is presently working toward her Ph.D. degree at the

University of Malaya, Kuala Lumpur, Malaysia. She is a Lecturer in the Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka (UTeM), Melaka, Malaysia.



Maaspaliza Azri was born in Malacca, Malaysia, in 1977. She received her B.Eng. degree (with Honors) in Electrical Engineering from Universiti Teknologi Mara, Shah Alam, Selangor, Malaysia, in 2001, and her M.Sc. degree in Electrical Power Engineering from the Universiti Putra Malaysia, Serdang, Selangor, Malaysia, in

2004. She is presently working toward her Ph.D. degree at the UM Power Energy Dedicated Advanced Centre (UMPEDAC), University of Malaya, Kuala Lumpur, Malaysia. She is a Lecturer in the Department of Power Electronics and Drives, Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka (UTeM), Melaka, Malaysia.