Journal of the Korea Academia-Industrial cooperation Society (한국산학기술학회논문지)

The Korea Academia-Industrial cooperation Society (한국산학기술학회)
권호 표지
DOI QR코드

DOI QR Code

A Study on FPGA utilization For PC-based Full-HD DVR System Implementation

Full-HD급 PC기반 DVR System 구현을 위한 FPGA 활용에 관한 연구

  • Kim, Ki-Hwa (Department of Information & Communications, Korea Polytechnic University)
  • 김기화 (한국산업기술대학교 정보통신학과)
  • Received : 2013.12.10
  • Accepted : 2014.04.10
  • Published : 2014.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

The DVR system supports multiple cameras and should be able to receive images at 30 frames per channel in real time. Thus, The system is using Full-HD-grade Multiplexer and Hardware compression codec. In this paper, Describing the design and implementation for the 4-channel Full-HD-grade PC-based DVR using FPGA and GPU inside CPU without Multiplexer and Hardware codec. The existing DVR system for Full-HD-grade has drawbacks to acquire images of about only 20 frames per channel in real time. The system to acquire images of multiple channel in real time was designed using FPGA. The software for the system was implemented using Intel Media SDK. At the result of performance evaluation, It was satisfied all for the required conditions. The practicality of the system was confirmed as implementation the system without using hardware compression.

DVR 시스템은 다수의 카메라를 지원하고 채널당 30프레임의 영상을 실시간으로 받을 수 있어야 한다. 따라서 Full-HD급 Multiplexer와 별도의 하드웨어 압축 Codec을 사용하는데, 본 논문에서는 이들을 사용하지 않고 FPGA와 CPU가 가지고 있는 GPU를 이용하여 4채널 Full-HD급 PC기반 DVR의 설계 및 구현 방법에 대하여 기술한다. Multiplexer와 H/W Codec을 사용하지 않는 기존의 방법으로는 실시간으로 채널당 20프레임 정도의 영상을 획득하는 단점을 가지고 있다. FPGA를 이용하여 다채널의 영상을 실시간으로 획득하는 시스템을 설계하였으며, 소프트웨어로는 Intel Media SDK를 이용하여 영상 압축을 구현하였다. 구현된 제품의 성능 평가 결과, 제시한 요구 성능을 모두 만족하였고, 하드웨어 압축 코덱디바이스를 제거함으로써 시스템의 실용성을 확인 하였다.

Keywords

References

  1. SMPTE 274M-2005, Television, "1920 ${\times}$ 1080 Image Sample Structure, Digital Representation and Digital Timing Reference Sequences for Multiple Picture Rates", SMPTE STANDARD, 2005
  2. BT Series Broadcasting service(television) "STUDIO PARAMETERS OF 625 AND 525 LINE PROGRESSIVE SCAN TELEVISION SYSTEMS", ITU-R BT.1358, pp. 1-2, Feb-1998
  3. J.W.Seok, B.H.Kim, J.W.Lee, C.S.Cho, "The Research Trend of the H.264 Technology" Electronics and Telecommunications Trends vol. 21, no. 1, ETRI Journal, pp. 2-10, Feb-2006.
  4. Gennum "GV8501 ActivConnect Multimedia Receiver Preliminary Data sheet 47058-0" pp. 1-8, Feb-2008.
  5. Lattice Semiconductor, "Lattice ECP3 SERDES/ PCS Usage Guide", pp. 1-17, Aug-2012
  6. Lattice Semiconductor, "PCI Express 1.1 x1, x4 Endpoint IP Core User's Guide", pp. 10-23, Sep-2010
  7. BT Series Broadcasting service(television) "BT.1120-8, "Digital interfaces for HDTV Studio Signals", pp. 32-38, Jan-2012.
  8. S.J.Sagong, K.H.Park, E.J.Jung, "Writing Windows WDM Device Drivers, pp. 13-51", Acorn publishing Co, 2000-10.
  9. Intel Media SDK "Intel media SDK2013 Developer's Guide - Hardware Accelerated Video On Intel Platforms", INTEL Corporation, pp. 5-7, Dec-2013
  10. Stretch "S6000 Family DataSheet Version1.1", Stretch Inc, pp. 4-17, June-2009.
  11. Wan-Jae Kim, "A Study on the implementation of 4 Channel Full-HD DVR System with FPGA" pp. 21-45, Oct-2013.