Preparation and Properties of ZnSe/Zn₃P₂ Heterojunction Formed by Surface Selenization of Zn₃P₂ Film Deposited on ZnTe Layer

Kyu Cham Park · Eun Seok Cha · Dong Hyeop Shin · Byung Tae Ahn* · HyukSang Kwon*

Department of Materials Science and Engineering, Korea Advanced Institute of Science and Technology, 291 Daehak-ro, Yuseong-gu, Daejeon 305-701, Korea

ABSTRACT: $ZnSe/Zn_3P_2$ heterojunctions with a substrate configuration were fabricated using a series of cost-effective processes. Thin films of ZnTe and Zn_3P_2 were successively grown by close-spaced sublimation onto Mo-coated glass substrates. ZnSe layers thinner than 100nm were formed by annealing the Zn_3P_2 films in selenium vapor. Surface selenization generated a high density of micro-cracks which, along with voids, provided shunt paths and severely deteriorated the diode characteristics. Annealing the Zn_3P_2 film at 300°C in a ZnCl₂ atmosphere before surface selenization produced a dense microstructure and prevented micro-crack generation. The mechanism of micro-crack generation by the selenization was described and the suppression effect of ZnCl₂ treatment on the micro-crack generation was explained. ZnSe/Zn₃P₂ heterojunctions with low leakage current ($J_0 < 1 \mu A/cm^2$) were obtained using an optimized surface selenization process with ZnCl₂ treatment. However, the series resistance was very high due to the presence of an electrical barrier between the ZnTe and Zn₃P₂ layers.

Key words: Zn₃P₂, heterojunction, selenization, ZnSe, ZnTe

1. Introduction

Low cost, earth abundant materials of solar absorbers will be required for large scale deployment of photovoltaics. Zn_3P_2 has been identified as a material with low extraction $cost^{1)}$. The light absorption coefficient is greater than 10^4 /cm and the band gap is 1.5eV, which is in the optimum range for efficient photo-energy conversion^{2,3)}. These properties, in addition to the abundance of elemental zinc and phosphorus, are promising for scalable thin-film photovoltaic applications.

Because of the difficulties in preparing n-type Zn_3P_2 , device fabrication with a Zn_3P_2 absorber has focused on Schottky barrier solar cells. Schottky structures have demonstrated solar energy-conversion efficiencies of 6% for devices fabricated on Zn_3P_2 wafers and 4.3% for devices on Zn_3P_2 thin films deposited by close-spaced sublimation (CSS)^{4,5)}. However, these devices were reported to have a high concentration of interface states, which limits the open-circuit voltage (V_{oc}) to less than 0.5 V due

*Corresponding author: btahn@kaist.ac.kr, hskwon@kaist.ac.kr Received January 28, 2014; Revised February 18, 2014; Accepted February 19, 2014 to Fermi-level $pinning^{6)}$. Optical absorption and reflection losses at the metal-semiconductor contact also limit the attainable short-circuit current densities (J_{sc}) in Schottky barrier devices. These restrictions on the Zn_3P_2 Schottky device thus present challenges to obtaining further improvements in the conversion efficiency.

To overcome the Schottky barrier problem, Zn_3P_2 heterojunction solar cells have been fabricated using various n-type emitters such as ZnO, ITO, CdS, ZnSe, and ZnS⁷⁻¹³⁾. The conversion efficiencies of these devices to date are less than 3%. Nevertheless, in some cases, the V_{oc} values surpass those of Zn₃P₂ Schottky barriers, which suggests that efficiency enhancements are possible through the optimization of the heterojunction design.

Pawlikowski fabricated a ZnSe/Zn₃P₂ solar cell using CSS for depositing ZnSe and Zn₃P₂ layer on glass substrate coated with a semitransparent Al layer. He reported a V_{oc} value of 0.84 $V^{9)}$. However, the J_{sc} was less than 1 mA/cm². The reason for the low value of J_{sc} was attributed to the low net electron concentration in ZnSe, which resulted in an extensive barrier and a presumed high recombination at the interface. The ZnSe in this cell was very thick (> 600 nm), probably because a thinner ZnSe layer might be completely dissolved by inter-diffusion of

© 2014 by Korea Photovoltaic Society

(http://creativecommons.org/licenses/by-nc/3.0)

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License

which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

Se and phosphorus atoms during the Zn_3P_2 deposition by CSS.

Kakishita et al. also fabricated ZnSe/Zn₃P₂ solar cells on ZnSe single crystal substrates using a photo MOCVD method for depositing Zn₃P₂ and obtained a J_{sc} of 9 μ A/cm² ^{12,13}. This small J_{sc} was also attributed to the high resistance of ZnSe crystals. To improve the J_{sc}, it appears necessary either to reduce the ZnSe resistance, which is difficult due to self-compensation, or to reduce the ZnSe thickness. In the case of ZnSe/CIGS solar cells, an extremely low thickness of the ZnSe buffer is needed for highly efficient devices. The reported optimum ZnSe thickness was in the range of 5-10 nm¹⁴.

A thin ZnSe layer appears better suited to the heterojunction with a substrate configuration than that with a superstrate configuration. However, it is difficult to select a right formation method of thin ZnSe for a robust ZnSe/Zn₃P₂ heterojunction cell with a substrate configuration. Damage is a concern in the sputtering process. For ZnSe chemical bath deposition, the solution contains toxic hydrazine hydrate and the reaction of Zn₃P₂ with hot water generates toxic phosphine (PH₃) gas and causes dissolution and delamination of the film¹⁵. High source temperature (>700°C) is needed to deposit ZnSe film by CSS or thermal evaporation. Thus, we investigated a novel cost-effective method to form a thin ZnSe layer on the Zn₃P₂ absorber, i.e., selenization of the Zn₃P₂ surface (called surface selenization) by annealing the Zn₃P₂ layer in Se vapor.

For Zn₃P₂ film deposition, we used the CSS process because it is cheap and is widely used for growing various semiconductor films. During the Zn₃P₂ CSS process, the substrate temperature is raised to over 400°C. Thus the substrate and the back contact on it should have good thermal stability. Chu, et al. reported that cracks were present in all deposited films of Zn₃P₂ on graphite, glass, ceramic, and copper substrates due to the large differences in thermal expansion coefficients¹⁶. However, Cimaroli et al. deposited Zn₃P₂ film with minimal micro-cracks on soda-lime glass, which has a coefficient of thermal expansion close to that of $Zn_3P_2^{(17)}$. In our study, a sodium-doped ZnTe layer deposited on Mo-coated soda-lime glass was used as a substrate for depositing Zn₃P₂ film. Sodium-doped ZnTe is used for a low resistance back contact. ZnTe is a p-type semiconductor and can be highly doped with sodium¹⁸⁾. Although the barrier height of a Mo contact on ZnTe is large (1.0 eV), the I-V curves do not show the blocking behavior of two back-to-back diodes and a contact resistance lower than that of Au can be obtained¹⁹⁾. A Mo contact with a ZnTe interlayer has also been used in the CdTe solar cell with a substrate configuration²⁰.

2. Experimental

ZnSe/Zn₃P₂ heterojunctions were fabricated by a series of cost-effective processes. Sodium-doped ZnTe films were deposited as back contact interlayers by CSS onto Mo-coated glass substrates. Source material prepared by mixing 99.99% purity ZnTe powder with 10wt% of Na₂Te was placed in a graphite crucible and a Mo-coated substrate with dimensions of $25 \times 50 \text{ mm}^2$ was located 10 mm above the source material. A graphite susceptor was place on top of the glass substrate. The source and substrate were inserted into a quartz tube filled with nitrogen. The source was heated with IR halogen lamps, from room temperature to 650°C in 10 min., held for 5 min. at 650°C, and then naturally cooled to room temperature. The temperatures were measured on the graphite crucible and susceptor with thermocouples. The substrate was not heated intentionally, but the temperature rose to 450°C during the film deposition.

The Zn₃P₂ layers were also deposited onto the ZnTe layers by the CSS process using a 99.999% purity Zn₃P₂ powder source. The source temperature was 600°C and the deposition time was 3min. The Zn₃P₂ layers on ZnTe were annealed in Se vapor to form thin layers of ZnSe. The temperatures of the Se (99.999% purity) source and substrate and the annealing time were varied.

After selenization of the Zn_3P_2 surface, around 50 nm-thick undoped ZnO was deposited by radio-frequency magnetron sputtering at 50 W and the bilayer Al-doped ZnO (AZO) was deposited consecutively. The bilayer AZO film was used to minimize the sputtering damage and the film resistance²¹⁾. It consisted of 50 nm-thick AZO deposited at 50 W as a damage protection layer and 250 nm-thick AZO deposited at 200 W as a conducting layer. Finally, a front grid of Al was deposited by vacuum evaporation using resistance heating. The thickness of the Al grid was about 700 nm and the active cell area was 0.44 cm².

The microstructure of the samples was investigated using scanning electron microscopy (SEM). The depth profiles of the constituent elements were studied using x-ray photoelectron spectroscopy (XPS). The sputter etch rate for XPS depth profiling was ~0.4 nm/sec. The electrical resistance of the thin films was measured with four-point probes. The dark and light J-V characteristics were measured with HP4145 and Mac Science solar simulator (AM 1.5, 100 mW/cm²), respectively.

3. Results and Discussion

Fig. 1 shows the cross-sectional morphology of the ZnSe/Zn₃P₂ heterojunction device. The interface between the Zn₃P₂ layer and the ZnTe layer is clearly seen. The thicknesses of the ZnTe and Zn₃P₂ layers are ~2 μ m and ~4 μ m, respectively. The grains of Zn₃P₂ apparently much well developed and close packed. From the size of grain on the surface the grain size is estimated as 0.5-1 μ m.

Since ZnSe layer was formed by selenization of the surface of Zn_3P_2 layer, it is a simple substitutional reaction and no clear boundary is seen between ZnO and Zn_3P_2 . The surface seems fairly rough because of well faceted Zn_3P_2 grains.

Fig. 2 shows the depth profiles of Zn, Se, P, and O atomic concentrations before ZnO deposition to investigate the effect of surface selenization. The Se source temperature and specimen substrate temperature during surface selenization were 200 and 300°C, respectively. The selenization time was 5 min. The

concentration of Se at the surface is about 50 atomic percent and the tail of Se distribution extended to \sim 300 nm. The thickness of ZnSe was less than 100 nm and ZnSe_{1-x}P_x alloy exist between 100 to 200 nm. The existence of alloy at the interface lowers band gap of light absorbing layer; this causes a negative effect on solar cell performance²²⁾.

Fig. 3 shows the dark J-V characteristics of several $ZnSe/Zn_3P_2$ heterojunctions fabricated using the surface selenization process. The variation of the characteristics is very large. Only a few samples have normal diode characteristics and the others are very leaky or shorted.

To understand the shunt paths of high leakage, the surface microstructures were investigated at three different process steps (Fig. 4). After Zn_3P_2 deposition (Fig. 4(a)), the surface shows some voids between the grains, but cracks were not found. However, after selenization, micro-cracks, marked with white arrow in Fig. 4(b), were easily observed. It is not easy to understand the mechanism of micro-crack generation because



Fig. 1. Cross-sectional SEM image of the ZnSe/Zn₃P₂ heterojunction device



Fig. 2. XPS depth profiles of Zn, Se, P and O atomic concentration after surface selenization. Se source and specimen temperatures for the surface selenization were 200 and 300°C, respectively



Fig. 3. Dark J-V characteristics of several ZnSe/Zn₃P₂ heterojunctions fabricated using the surface selenization process: (a) Linear J-V and (b) Log J-V



Fig. 4. Surface morphologies of Zn₃P₂ films on ZnTe layer (a) just after Zn₃P₂ film deposition, (b) after surface selenization without ZnCl₂ treatment, and (c) after ZnCl₂ treatment and surface selenization. The white arrow in (b) denotes a micro-crack

the lattice mismatch between Zn_3P_2 and ZnSe is only $1.0\%^{13}$. The voids and micro-cracks may be the high leakage shunt paths which should be eliminated for better diode characteristics.

To remove the voids, the Zn₃P₂ films were annealed in ZnCl₂ vapor before surface selenization. The temperatures of the ZnCl₂ (99.999% purity) source and substrate were 200 and 300°C, respectively. The surface morphology of a sample selenized after ZnCl₂ treatment is shown in Fig. 4(c). Neither voids nor micro-cracks are found in Fig. 4(c). The elimination of voids, i.e., densification of the microstructure can be explained by the liquid-assisted grain growth because the melting point of ZnCl₂ is around $300^{\circ}C^{23}$.

It is necessary to understand the surface selenization process in detail to explain how the surface selenization generates a high density of micro-cracks and how the ZnCl2 treatment suppresses the micro-crack generation in the following selenization process. To study the mechanism, a sample was selenized at 200°C. The substrate temperature was reduced to retard the redistribution of constituent elements and phase transformation.

Fig. 5 shows the compositional profiles analyzed by XPS. By decreasing the specimen temperature from 300 to 200°C, the Zn and P profiles were considerably changed. The Zn:Se ratio at the surface is 60:40, i.e., Zn₃Se₂ is formed instead of ZnSe, which inevitably accompanies significant volume expansion because the atomic size of Se is 15% larger than that of phosphorus²⁴⁾. It is also notable that the phosphorus concentration beneath the selenized surface region rapidly increased to over 40 atomic percent. This means that phosphorus atoms released by selenization are pushed into the Zn₃P₂ film, which also induces volume expansion. The combined effect of Zn₃Se₂ formation and phosphorus overcharge can induce sufficiently high mechanical stress to initiate and propagate the micro-cracks.



Fig. 5. XPS depth profiles of Zn, Se, and P atomic concentration after surface selenization. Both Se source and specimen temperatures for the selenization were 200°C

For a sample selenized at 300°C as shown in Fig. 2, although the Zn:Se ratio in the surface region is apparently about 50:50 and the phosphorus concentration below the transition region is much lower than that shown in Fig. 5, the micro-crack generation can also be explained by the same mechanism in this case: the formation of Zn₃Se₂, buildup of excess phosphorus, and the generation of micro-cracks take place instantly; soon afterward, unstable Zn₃Se₂ transforms to stable ZnSe and the concentration of phosphorus decreases by out-diffusion. The effect of ZnCl₂ treatment suppressing the micro-crack generation can be explained with residual ZnCl₂ or excess Zn atoms, both of which can react with Se to produce a stable ZnSe phase, which, in turn, decrease the volume of Zn₃Se₂ formed by substitution of P atoms with Se atoms and reduce the amount of released phosphorus.

Several ZnSe/Zn₃P₂ heterojunction solar cells were fabricated by changing the process conditions of the surface selenization with and without the ZnCl₂ treatment of Zn₃P₂ layer. Fig. 6 shows the leakage currents of these samples at a 1 V reverse bias. The distribution of leakage current of the cells with the ZnCl₂ treatment on Zn₃P₂ layer was much narrower than that without the ZnCl₂ treatment. Leakage current values smaller than 10 μ A/cm² were obtained in sample group S12 using an optimized surface selenization process. The Se source temperature and specimen temperature of S12 sample group were 250 and 400°C, respectively. The holding time was 5 min.

Fig. 7 shows the J-V characteristics of the samples in group S12. The reverse bias saturation current, J_0 , values are less than $1 \,\mu\text{A/cm}^2$, but the current values in the forward bias are also very low and the series resistance values derived from dark J-V curves are $\sim 700 \ \Omega \cdot cm^2$. This high series resistance is mainly responsible for the low value of J_{sc} (< 0.1 mA/cm²).

1.E+00 -eakage Current (A/cm²) 1.E-01 8 1.E-02 0 0 0 0 0 0 0 0 8 1.E-03 8 0 0 8 0 0 1.E-04 800 0

8 S12

(b)

1.E-05

1 E-06

In order to understand the cause of high series resistance,



(a)



Fig. 7. Dark J-V curves of the ZnSe/Zn₃P₂ heterojunction cells in group S12 shown in Fig. 6



Fig. 8. Sheet resistance values of (a) Zn₃P₂ films, (b) sodiumdoped ZnTe films, and (c) stacks of sodium-doped ZnTe/Zn₃P₂. All the films were deposited on soda-lime glass substrates without a Mo layer

resistance values of various parts of the heterojunction were measured. First of all, the contact resistance of sodium-doped ZnTe/Mo was measured by a 2-point probe method. A probe tip with a 0.07 cm² area was put into direct contact with the ZnTe surface while the other tip was placed on the Mo surface. The measured value was ~1 Ω ·cm², which was very small compared with the series resistance of the heterojunction.

To investigate the contribution of the Zn_3P_2 film and $ZnTe/Zn_3P_2$ interface resistance, several types of films, Zn_3P_2 , sodium-doped ZnTe, and Zn_3P_2 on sodium-doped ZnTe, were deposited on soda-lime glass substrates without a Mo layer. The deposition rate on the surface of glass is quite different from that on a Mo surface, particularly, for Zn_3P_2 . The source temperature for the Zn_3P_2 films was increased to 650°C because the deposition rate was too low on the glass substrate at 600°C. The thickness of Zn_3P_2 films deposited on glass was ~8 µm. Zn_3P_2 films on ZnTe were formed at 600°C and the films were ~3 µ m-thick. The thickness of the ZnTe films was ~2.5 µm.

Fig. 8 shows the sheet resistance values measured with 4-point probes for (a) Zn_3P_2 film, (b) ZnTe film, and (c) stacks of $Zn_3P_2/ZnTe$ film. The sheet resistance of Zn_3P_2 is less than 10^7

 Ω /sq, the film resistivity is <10⁴ Ω ·cm, and the contribution to the series resistance is <4 Ω ·cm², which indicates that the film resistance of Zn₃P₂ is not the main cause of the high series resistance. Especially, under light illumination, the resistivity will be well decreased due to photoconductivity. The sheet resistance of ZnTe is one order lower than that of Zn₃P₂/ZnTe stack. The sheet resistance of ZnTe and Zn₃P₂/ZnTe stack supposed to be similar because of the low resistance of ZnTe layer. The high sheet resistance of the Zn₃P₂/ZnTe stack is possible only when an insulator or a strong barrier is present between the Zn₃P₂ and ZnTe layer. In the case ZnTe should be eliminated.

Recently, Bosco et al. described the experimental results of band alignment measurements on hetero-interfaces composed of n-type II-VI semiconductors grown on a Zn_3P_2 surface¹¹⁾. The band offset value of ZnTe/Zn₃P₂ was not reported, but it can be readily calculated because the relative band edge positions of various II-VI compounds are nearly fixed due to self-compensation²⁵⁻²⁷⁾. The energy position of the valence-band maximum of ZnTe is 0.4-0.5 eV lower than that of Zn₃P₂; this makes hole transport from Zn₃P₂ to Mo through the ZnTe layer more difficult. This problem of band alignment may be another cause of low J_{sc}. If this is true, our selection of p+ contact might be not a proper selection.

Further studies are needed to improve the solar cell performance by eliminating p-type ZnTe layer. Our results suggested that it is crucial to reduce the series resistance by making a low resistance back contact. High doping of the Zn_3P_2 layer, at least in the vicinity of the back contact, or use of higher work function contact material might be useful for further improvement.

Summary

Thin films of ZnTe and Zn₃P₂ have been successively grown by close-spaced sublimation onto Mo-coated glass substrates. ZnSe layers thinner than 100nm were formed on the surface of Zn₃P₂ films by annealing in Se vapor. Micro-cracks were observed after surface selenization of Zn₃P₂. These microcracks and voids provide shunt paths which severely deteriorate the diode characteristics. Annealing the Zn₃P₂ films in a ZnCl₂ atmosphere before surface selenization eliminated the voids and prevented the generation of micro-cracks. The mechanism of micro-crack generation by selenization was described and the suppression effect of ZnCl₂ treatment on the micro-crack generation was explained. Using the ZnCl₂ treatment and the surface selenization process, ZnSe/Zn₃P₂ heterojunctions with low leakage current ($J_0 < 1\mu$ A/cm²) were fabricated. However, the series resistance was very high due to the presence of an electrical barrier between the ZnTe and Zn₃P₂ layers. To improve the solar cell performance, the series resistance must be reduced by making a low resistance back contact without any hole barrier.

Acknowledgments

This work was supported by the Center for Inorganic Photovoltaic Materials (No. 2012- 0001167) and the Priority Research Center Program (2011-0031407) funded by Korean Government.

References

- C. Wadia, A. P. Alivisatos, and D. M. Kammen, Materials Availability Expands the Opportunity for Large-Scale Photovoltaics Deployment, *Environ. Sci. Technol.* 43 (2009) 2072.
- E. A. Fagen, Optical properties of Zn₃P₂, *J. Appl. Phys.* 50 (1979) 6505.
- G. M. Kimball, A. M. Müller, N. S. Lewis, and H. A. Atwater, Photoluminescence-based measurements of the energy gap and diffusion length of Zn₃P₂, *Appl. Phys. Lett.* 95 (2009) 112103.
- M. Bhushan and A. Catalano, Polycrystalline Zn₃P₂ Schottky barrier solar cells, *Appl. Phys.* Lett. 38 (1981) 39.
- M. Bhushan, Schottky solar cells on thin polycrystalline Zn₃P₂ films, *Appl. Phys. Lett.* 40 (1982) 51.
- M. S. Casey, A. L. Fahrenbruch, and R. H. Bube, Properties of zinc-phosphide Junctions and interfaces, *J. Appl. Phys.* 61 (1987) 2941.
- P. S. Nayer and A. Catalano, Zinc phosphide-zinc oxide heterojunction solar cells, *Appl. Phys. Lett.* 39 (1981) 105.
- T. Suda, M. Suzuki, and S. Kurita, Polycrystalline Zn₃P₂/ Indium-Tin Oxide Solar Cells, *Jpn. J. Appl. Phys.* 22 (1983) L656.
- J. M. Pawlikowski, Preparation and characterization of close-spaced vapour transport thin films of ZnSe for heterojunction solar cells, *Thin Solid Films* 127 (1985) 9.
- J. P. Bosco, S. B. Demers, G. M. Kimball, N. S. Lewis, and H. A. Atwater, Band alignment of epitaxial ZnS/Zn₃P₂ heterojunctions, *J. Appl. Phys.* 112 (2012) 093703.
- J. P. Bosco, D. O. Scanlon, G. W. Watson, N. S. Lewis, and H. A. Atwater, Energy-band alignment of II-VI/Zn₃P₂ heterojunctions from x-ray photoemission spectroscopy, *J. Appl. Phys.*

113 (2013) 203705.

- K. Kakishita, K. Aihara, T. Suda, Zinc phosphide epitaxial growth by photo-MOCVD, *Applied Surface Science* 79/80 (1994) 281.
- K. Kakishita, K. Aihara, T. Suda, Zn3P2 photovoltaic film growth for Zn₃P₂/ZnSe solar cell, *Solar Energy Mate. Solar Cells* 35 (1994) 333.
- D. Hariskos, S. Spiering, M. Powalla, Buffer layers in Cu(In,Ga)Se₂ solar cells and modules, *Thin Solid Films* 480–481 (2005) 99.
- A. Ennaoui, S. Siebentritt, M. Ch. Lux-Steiner, W. Riedl, F. Karg, High-efficiency Cd-free CIGSS thin-film solar cells with solution grown zinc compound buffer layers, *Solar Energy Mater. Solar Cells* 67 (2001) 31.
- T. L. Chu, S. S. Chu, K. Murthy, E. D. Stokes, and P. E. Russell, Deposition and properties zinc phosphide films, *J. Appl. Phys.* 54 (1983) 2063.
- A. Cimaroli, N. R. Paudel, and Y. Yan, Growth and Characterization of Close-spaced Sublimation Zinc Phosphide Thin Films, *39th IEEE Photovoltaic Specialists Conference* (2013) 2417.
- K. C. Park, E. S. Cha, and B. T. Ahn, Sodium- doping of ZnTe film by close-spaced sublimation for back contact of CdTe solar cell, *Current Applied Physics* 11 (2011) S109.
- A. Klein, F. Säuberlich, B. Späth, T. Schulmeyer, and D. Kraft, Non-stoichiometry and electrical properties of interfaces, *J. Mater. Sci.* 42 (2007) 1890.
- I. Matulionis, S. Han, J. Drayton, K. Price, A. Compaan, Cadmium telluride solar cells on molybdenum substrates, *MRS Proc.* 668 (2001) H8.23.
- D. H. Shin, J. H. Kim, Y. M. Shin, K. H. Yoon, E. A. Al-Ammar and B. T. Ahn, Improvement of the cell performance in the ZnS/Cu(In,Ga)Se₂ solar cells by the sputter deposition of a bilayer ZnO:Al film, *Prog. Photovolt: Res. Appl.* 21 (2013) 217.
- 22. J. H. Yun, E. S. Cha, B. T. Ahn, H. S. Kwon, E. A. Al-Ammar, Performance improvement in CdTe solar cells by modifying the CdS/CdTe interface with a Cd treatment, *Current Applied Physics*, 14 (2014) 630.
- 23. S. J. Shaw and G. S. Perry, NaCl-ZnCl₂ Phase Diagram, *Thermochimica Acta* 157 (1990) 329.
- J. C. Slater, Atomic Radii in Crystals, *Journal of Chemical Physics* 41 (1964) 3199.
- U. V. Desnica, Doping limits in II-VI compounds challenges, problems and solutions, *Prog. Crystal Growth and Charact.* 36 (1998) 291.
- S. B. Zhang, S-H Wei, and A. Zunger, A phenomenological model for systematization and prediction of doping limits in II-VI and I-III-VI₂ compounds, *J. Appl. Phys.* 83 (1998) 3192.
- Y. H. Li, A. Walsh, S. Chen, W. J Yin, J. H Yang, J. Li, J. L. F. Da Silva, X. G. Gong, S-H Wei, Revised ab initio natural band offsets of all group IV, II-VI, and III-V semiconductors, *Appl. Phys. Lett.* 94 (2009) 212109.