

Capacitive Readout Circuit for Tri-axes Microaccelerometer with Sub-fF Offset Calibration

Hyun Kyu Ouh¹, Jungryoul Choi¹, Jungwoo Lee¹, Sangyun Han¹, Sungwook Kim¹, Jindeok Seo²,
Kyomuk Lim², Changho Seok², Seunghyun Lim², Hyunho Kim², and Hyoungho Ko²

Abstract—This paper presents a capacitive readout circuit for tri-axes microaccelerometer with sub-fF offset calibration capability. A charge sensitive amplifier (CSA) with correlated double sampling (CDS) and digital to equivalent capacitance converter (DECC) is proposed. The DECC is implemented using 10-bit DAC, charge transfer switches, and a charge-storing capacitor. The DECC circuit can realize the equivalent capacitance of sub-fF range with a smaller area and higher accuracy than previous offset cancelling circuit using series-connected capacitor arrays. The readout circuit and MEMS sensing element are integrated in a single package. The supply voltage and the current consumption of analog blocks are 3.3 V and 230 μ A, respectively. The sensitivities of tri-axes are measured to be 3.87 mg/LSB, 3.87 mg/LSB and 3.90 mg/LSB, respectively. The offset calibration which is controlled by 10-bit DECC has a resolution of 12.4 LSB per step with high linearity. The noise levels of tri-axes are 349 μ g/ $\sqrt{\text{Hz}}$, 341 μ g/ $\sqrt{\text{Hz}}$ and 411 μ g/ $\sqrt{\text{Hz}}$, respectively.

Index Terms—Capacitive readout circuit, micro-accelerometer, digital to equivalent capacitance converter (DECC)

I. INTRODUCTION

The microaccelerometers have been successfully commercialized, and its applications have extended to various fields including automotive applications, mobile applications, and so on. In the mobile application, especially, the microaccelerometers have become an essential part to recognize motion and realize various functions. To satisfy the tight requirements of the recent mobile platforms, the footprint of Microelectromechanical System (MEMS) sensing device and its readout circuit should be small and power consumption should be lower than other applications. Thus, capacitive sensing scheme is generally used due to its strength of simple structure and low power consumption [1].

In two-chip microaccelerometers with separated MEMS sensing element and CMOS readout circuit, the analog front-end block is generally connected to the MEMS sensing element using wire-bonding. The parasitic capacitances between bonding pads are typically about 10^{-11} ~ 10^{-12} F. As the size of sensing element gets smaller, the effect of the mismatch between these parasitic capacitances becomes more critical to the accelerometer's performance. The output signal can be easily saturated by even a little mismatch of several fF because the mechanical sensitivity with respect to the acceleration input is usually about a few fF/g.

Thus, to reduce output offset variations and obtain wide signal swing range, the calibration technique with sub-fF resolution is inevitable. An offset trimming is one of the most important issues in microaccelerometer readout circuit design. Some studies on calibration methods for minimizing the parasitic capacitance effect

have been reported [1, 4, 5]. The minimum implementable capacitance is typically in the range of 10~20 fF on the minimum design rule. Therefore, previous researches implemented small capacitance by series-connected unit capacitance, which is area-consuming solution [4]. In addition, excessively sophisticated layout should be considered to form desired capacitance without unwanted parasitic components.

In this paper, a sub-fF trimmable readout circuit for capacitive tri-axes microaccelerometer is presented. A charge sensitive amplifier (CSA) with correlated double sampling (CDS) scheme and a precise offset calibration scheme is proposed. Instead of using series-connected capacitor arrays, the digital to equivalent capacitance converter (DECC) adopting offset calibration scheme using charge transferring [6, 7] is implemented using 10-bit DAC, charge transfer switches, and a charge-storing capacitor. The DECC circuit can realize the equivalent capacitance of sub-fF range with a small area and high accuracy. The calibration coefficients are stored to the on-chip EEPROM.

II. TOP LEVEL ARCHITECTURE

The block diagram of the top-level microsystem, consisting of the MEMS sensing element and CMOS readout circuit, is shown in Fig. 1. In the tri-axes MEMS sensing elements, the inertial force exerted by applied acceleration compels the proof mass to move, producing the capacitance changes between movable electrodes and fixed electrodes. To reduce the chip size and power consumptions, we adopted time-interleaved channel sharing scheme. A muxed CSA with CDS converts these capacitance changes to analog voltages. The CDS scheme eliminates the undesired low frequency components including 1/f noise and amplifier offset. The charge-transfer offset calibration circuit in CSA can adjust the output offset. A programmable gain amplifier (PGA) amplifies the signal to the desired target. An algorithmic ADC converts this analog input to digital data. The following digital signal processing block includes digital low pass filter (LPF) using a moving average method, additional offset and gain calibration, and motion interrupts generator. The internal register values including offset and gain calibration coefficients are stored to on-chip EEPROM. Both the SPI and I2C




Fig. 1. Block diagram of the top-level microsystem.

protocol are implemented to interface with various host systems and calibration systems.


III. PROGRAMMABLE CAPACITIVE SENSING CHAIN

1. Proposed CSA Architecture with CDS and DECC


The schematics of the conventional CSA and the proposed CSA are shown in Fig. 2. Fig. 2(a) shows the conventional CSA with CDS and programmable capacitor arrays [5]. In conventional CSA, binary weighted capacitor arrays are generally used to compensate for output offset due to the parasitic capacitance mismatch. The binary weighted capacitor arrays, however, are not adequate approaches to

implement the offset calibration circuit with sub-fF resolution and high linearity. In binary weighted capacitor array, area-consuming series-connected unit capacitances are required to implement the sub-fF capacitors, because the minimum implementable capacitance is typically in the range of 10~20 fF on the minimum design rule. Moreover, unwanted parasitic components by sophisticated interconnections degenerate the linearity of the capacitor arrays.

Since the capacitors for sub-fF calibration are difficult to be implemented, a new CSA with CDS and DECC is proposed without area-consuming capacitor arrays, as shown in Fig. 2(b). To achieve low noise characteristics, the proposed CSA adopts the CDS scheme reported in [2]. This has several advantages of speed and noise immunity compared to other CDS types reported in [3].



(a) Conventional CSA with CDS and programmable capacitor arrays



(b) Proposed CSA with CDS and DECC

Fig. 2. Conventional and proposed CSA circuit.

In this process, the capacitance density is $1 \text{ fF}/\mu\text{m}^2$, and the minimum allowed area of the capacitor in design rule is $16 \mu\text{m}^2 (= 4 \mu\text{m} \times 4 \mu\text{m})$. To implement the unit capacitance of 1 fF , 16 capacitors are connected in series, and the area consumption becomes $256 \mu\text{m}^2$. In the conventional binary weighted capacitor array, thus, the silicon area of $262144 \mu\text{m}^2 (= 256 \times 1024 \mu\text{m}^2)$ is required for 10 bit resolution. In the proposed DECC circuit, however, the equivalent 10 bit capacitor array can be implemented in only $12190 \mu\text{m}^2 (= 115 \times 106 \mu\text{m}^2)$, which area is only 4.65 % of the conventional binary weighted capacitor arrays.

The offset calibration principal of the proposed CSA using DECC is as follows: In Fig. 2(b), C_{p1} and C_{p2} are parasitic capacitances. The DECC is implemented using 10-bit DAC, charge transfer switches, and a charge-storing capacitor. To compensate for an undesired charge from the mismatch between C_{p1} and C_{p2} , the DAC charges the charge-storing capacitor (C_{off}) at the reset phase of Φ_1 .

The simplified schematic of the proposed CSA is shown in Fig. 3. The voltage across C_{off} is $V_{\text{DAC}} - V_{\text{COM}}$, where V_{DAC} is output voltage of 10 bit R-2R DAC, and V_{COM} is common mode voltage, $V_{\text{DD}}/2$.

At Φ_1 phase, the charges stored in the capacitors are expressed as follows.

$$Q_{u\Phi_1} = (V_{\text{COM}} - V_{\text{DD}})(C_{\text{nom}} + \Delta C + C_{p1}) \quad (1)$$




Fig. 3. Simplified schematic of proposed CSA.

$$Q_{d\Phi_1} = (V_{\text{COM}})(C_{\text{nom}} - \Delta C + C_{p2}) \quad (2)$$

$$Q_{\text{off}\Phi_1} = (V_{\text{DAC}} - V_{\text{COM}})C_{\text{off}} \quad (3)$$

$$Q_{\text{total}\Phi_1} = Q_{u\Phi_1} + Q_{d\Phi_1} + Q_{\text{off}\Phi_1} \quad (4)$$

Here, ΔC and C_{nom} are the capacitance change and the nominal capacitance of the MEMS sensing element, respectively. Also, the $Q_{u\Phi_1}$ is stored charge in $C_{\text{nom}} + \Delta C$ and C_{p1} , $Q_{d\Phi_1}$ is stored charge in $C_{\text{nom}} - \Delta C$ and C_{p2} , $Q_{\text{off}\Phi_1}$ is stored charge in C_{off} , and $Q_{\text{total}\Phi_1}$ is stored charge in the capacitors at Φ_1 phase.

At the amplification phase of Φ_2 , the charge in C_{off} of $C_{\text{off}} \times (V_{\text{DAC}} - V_{\text{COM}})$ and the charge in the MEMS sensing element are transferred to the left plate of a feedback capacitor (C_f), at the amplification phase of Φ_2 . At Φ_2 phase, the charges stored in the capacitors are expressed as follows.

$$Q_{u\Phi_2} = (V_{\text{COM}})(C_{\text{nom}} + \Delta C + C_{p1}) \quad (5)$$

$$Q_{d\Phi_2} = (V_{\text{COM}} - V_{\text{DD}})(C_{\text{nom}} - \Delta C + C_{p2}) \quad (6)$$

$$Q_{\text{off}\Phi_2} = (V_{\text{COM}} - V_{\text{COM}})C_{\text{off}} = 0 \quad (7)$$

$$Q_{f\Phi_2} = (V_{\text{COM}} - V_o)C_f \quad (8)$$

$$Q_{\text{total}\Phi_2} = Q_{u\Phi_2} + Q_{d\Phi_2} + Q_{\text{off}\Phi_2} + Q_{f\Phi_2} \quad (9)$$

Here, the $Q_{u\Phi_2}$ is stored charge in $C_{\text{nom}} + \Delta C$ and C_{p1} , $Q_{d\Phi_2}$ is stored charge in $C_{\text{nom}} - \Delta C$ and C_{p2} , $Q_{\text{off}\Phi_2}$ is stored charge in C_{off} , $Q_{f\Phi_2}$ is stored charge in C_f and $Q_{\text{total}\Phi_2}$ is stored charge in the capacitors at Φ_2 phase.

Therefore, the output voltage, V_o , can be expressed using charge conservation between phase Φ_1 and Φ_2 , as follows

$$V_o = V_{\text{COM}} + \frac{V_{\text{DD}} \times (2\Delta C + \Delta C_p + C_{\text{eq}})}{C_f} \quad (10)$$

where ΔC is capacitance change from the MEMS sensing element, ΔC_p is parasitic capacitance mismatch ($C_{p1} - C_{p2}$), and C_{eq} is the equivalent capacitance generated by DECC. The C_{eq} is expressed as

$$C_{\text{eq}} = \frac{(V_{\text{COM}} - V_{\text{DAC}})}{V_{\text{DD}}} \times C_{\text{off}} \quad (11)$$

As expressed in (10) and (11), the output offset due to ΔC_p can be canceled out by programming C_{eq} using




Fig. 4. 10 bit R-2R DAC in DECC.

DECC.

In the proposed CSA, the DAC has an output range from 0 V to VDD with 10-bit resolution. The charge-storing capacitor (C_{off}) is designed to be 512 fF. Thus, the minimum trimming step and maximum trimming range of C_{eq} are calculated to be 0.5 fF and ± 256 fF, respectively. The DAC is implemented using R-2R ladder type, as shown in Fig. 4, because it has high performance with low power and does not need to have fast conversion rate.

Fig. 5 shows the simulation results of DECC. The simulated DNL and INL of the DECC are less than 0.32 LSB and 0.24 LSB, respectively, as shown in Figs. 5(a) and (b). Fig. 5(c) shows the equivalent capacitance (C_{eq}) and ΔC_{eq} ($= C_{eq}[n+1] - C_{eq}[n]$) with increasing input code. The full range and programming resolution of C_{eq} are ± 270 fF and 0.53 fF/code, respectively.


In the CSA, the modulation clock frequency is 64 kHz. The operational amplifier adopts general folded-cascode scheme. Assuming the total input capacitance of 7pF, the feedback capacitance of 576fF and a capacitive load of 180fF, the design specifications at the phase of amplification are summarized in Table 1.

2. PGA with CDS


A CSA output is amplified by a programmable gain amplifier (PGA) to adjust the signal to the desired level. The designed PGA with CDS is shown in Fig. 6. The offset and 1/f noise components are removed by CDS, and the output voltage of PGA (V_{PGA}) is expressed as

$$V_{PGA} = V_{COM} + V_{CSA} \cdot \frac{C_f}{C_{in}} \quad (12)$$


The output voltage is determined with respect to the amount of the charge and the ratio of C_{in} and C_f , with the offset portion eliminated. In this circuit, the input capacitance (C_{in}) has a range from 25 fF to 180 fF with



(a) Simulated DNL



(b) Simulated INL



(c) Equivalent capacitance (C_{eq}) and ΔC_{eq}

Fig. 5. Simulation results of DECC.

Table 1. Specifications of CSA

Open Loop DC Gain	67 dB
Phase Margin	88°
Unity Gain Bandwidth (closed loop)	660 kHz
Current Consumption	16 uA

32 steps and the feedback capacitance (C_f) is 25 fF. The simulated gain of PGA with increasing input code is shown in Fig. 7. The gain of PGA is programmable from 1 V/V to 8 V/V with 5 bit resolution.




Fig. 6. PGA with CDS.





Fig. 7. Simulated gain of PGA.


IV. MEASUREMENT RESULTS

The readout circuit was implemented in the $0.18\ \mu\text{m}$ 1P4M CMOS process with EEPROM. The die size is $1300\ \mu\text{m} \times 1500\ \mu\text{m}$ and the MEMS device is $1050\ \mu\text{m} \times 1050\ \mu\text{m}$. Figs. 8(a) and (b) show the layout of the circuit and the packaged prototype of the microaccelerometer system. The supply voltage for the system is typically 3.3V, and an internal LDO generates a 1.8V supply for the analog block. Also, the supply current for analog circuits is measured to be $230\ \mu\text{A}$. In power-down mode, the supply current is measured to be less than $1\ \mu\text{A}$.

Fig. 9 shows the measurement results when the $\pm 1\ \text{g}$ acceleration inputs per each axis are applied. As the microaccelerometer is manually flipped along the x-, y- and z-axes, the accelerometer output is accordingly changed. The output offset and sensitivity are calibrated by using DECC and PGA. The calibration target of the output sensitivity is $512\ \text{LSB}/\pm 1\ \text{g}$ ($= 256\ \text{LSB}/\text{g} = 3.906\ \text{mg}/\text{LSB}$). After calibration, the output sensitivities of three axes are measured to be $3.87\ \text{mg}/\text{LSB}$, $3.87\ \text{mg}/\text{LSB}$ and $3.90\ \text{mg}/\text{LSB}$, respectively. The output



(a) layout




(b) two-chip implemented tri-axis microaccelerometer

Fig. 8. Fabrication results.


offset errors of three axes are set to be $-4.8\ \text{LSB}$, $-3.2\ \text{LSB}$ and $-4.75\ \text{LSB}$, respectively. The output offset with respect to the digital input of DECC is shown in Fig. 10. The DECC can calibrate the output offset with the resolution of $12.5\ \text{LSB}/\text{step}$.

Because the total output sensitivity is $256\ \text{LSB}/\text{g}$ and the mechanical sensitivity of the MEMS sensing element is $6\ \text{fF}/\text{g}$, the capacitive sensitivity of the readout circuit is calculated to be $32\ \text{LSB}/\text{fF}$ ($(256\ \text{LSB}/\text{g}) / (8\ \text{fF}/\text{g})$). Therefore, the offset calibration resolution of $12.5\ \text{LSB}/\text{step}$ is equivalent to $0.39\ \text{fF}/\text{step}$ ($(12.5\ \text{LSB}/\text{step}) / (32\ \text{LSB}/\text{fF})$). This results means that the DECC can calibrate the output offset in sub-fF resolution.


The output data rate is $2\ \text{kHz}$ per axis. The measured



(a) x-axis output with ±1 g flip.



(b) y-axis output with ±1 g flip.



(c) z-axis output with ±1 g flip.

Fig. 9. Tri-axes accelerometer outputs at ±1g gravity acceleration input.




Fig. 10. Output offset with digital input of DECC.

noise levels of the x-, y- and z-axes are 349 $\mu\text{g}/\sqrt{\text{Hz}}$, 341 $\mu\text{g}/\sqrt{\text{Hz}}$ and 411 $\mu\text{g}/\sqrt{\text{Hz}}$, respectively.

V. CONCLUSIONS

The highly precise readout circuit for capacitive tri-axes microaccelerometer is presented. The CSA with CDS and DECC can achieve both low power and high accuracy while maintaining low power consumption and a small area. The DECC using 10-bit DAC, charge transfer switches, and a charge-storing capacitor can realize the equivalent capacitance of sub-fF range for compensating the offset by capacitance mismatch with a smaller area and higher accuracy than previous methods. After the PGA adjusts the gain of microaccelerometer, its sensitivities of the tri-axes are measured to be 3.87 mg/LSB, 3.87 mg/LSB and 3.90 mg/LSB, respectively. The offset calibration, controlled by 10-bit DECC, has a resolution of 12.5 LSB per step with high linearity, and it results in setting the offset error to be -4.8 LSB, -3.2 LSB and -4.75 LSB, respectively. The noise levels of the tri-axes are 349 $\mu\text{g}/\sqrt{\text{Hz}}$, 341 $\mu\text{g}/\sqrt{\text{Hz}}$ and 411 $\mu\text{g}/\sqrt{\text{Hz}}$.

REFERENCES

- [1] W. Bracke, P. Merken, R. Puers and C. Van Hoof, "On the optimization of ultra low power front-end interfaces for capacitive sensors," *Sensors and Actuators A: Physical*, Vol.117, No. 2, pp.273-285, Jan., 2005.
- [2] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," *Proceedings of IEEE*, Vol.84, No.11, pp.1584-1614, Nov., 1996.
- [3] J. Chen, X. Ni and B. Mo, "A low noise CMOS charge sensitive preamplifier for MEMS capacitive accelerometer readout," *ASIC, 2007. ASICON '07, 7th International Conference on*, pp.490-493, Oct., 2007.
- [4] M. Lemkin and B.E. Boser, "A three-axis micromachined accelerometer with a CMOS position-sense interface and digital offset-trim electronics," *Solid-State Circuits, IEEE Journal of*, Vol.34, No.4, pp.456-468, Apr.,1999.
- [5] H. Ko and D. Cho, "Low noise accelerometer microsystem with highly configurable capacitive interface," *Analog Integrated Circuits and Signal Processing*, Vol. 67, No.3, pp.365-373, June, 2011.

- [6] H. Rodjegard and A. Loof, "A differential charge-transfer readout circuit for multiple output capacitive sensors," *Sensors and Actuators A*, Vol.119, No.2, pp.309-315, Apr., 2005.
- [7] H. Ouh, et al., "Sub-ff trimmable readout circuit for tri-axes capacitive microaccelerometers," *Sensors, 2012 IEEE*, pp.1-4, Oct., 2012.



Hyun Kyu Ouh received his B.S. in Electrical and Electronic Engineering from KAIST in Daejeon, Korea, in 2008, and M.S. in Electrical Engineering and Computer Science from Seoul National University, Korea, in 2010. In 2010, he

joined TLi Inc. in Seongnam, Korea. His main research interests are in the design of capacitive touch controller system, MEMS readout circuits, various sensors such as temperature, humidity, proximity and ambient sensor, and CMOS analog integrated circuit design.



Jungryoul Choi received his B.S. and M.S. in Semiconductor Engineering from University of Seoul in Seoul, Korea in 1998 and 2000, respectively. In 2000, he joined TLi Inc. in Seongnam, Korea. He is currently working toward the Ph.D.

degree in Electrical & Computer Engineering at University of Seoul. His main research interests are sensor interface and CMOS analog integrated circuit design.



Jungwoo Lee received the B.S. and M.S. degrees in Electronics Engineering from Kangwon National University, Korea in 1996 and 1998, respectively. From 1998 to 1999, he was with Trulogic Inc., Korea, where he was worked on the TFT sensor

ROIC(readout IC) products for use in digital X-ray detector systems. In 1999, he joined TLi Inc., Korea, where he is now an engineering director. His main research interests are in the design of sensor readout circuitry, touch sensor, MEMS readout circuit, and sensor interface circuit.




Sangyun Han received his B.S. and M.S. in Electrical Engineering from Yonsei University in Seoul, Korea in 1995 and 1997, respectively. From 1997 to 2001, he was with Hynix Semiconductor Inc., in Seoul, Korea,

where he was involved in the development of System-On-Chip, including Media processor and HDTV system. From 2001 to 2009, he was with Atlab Inc., in Yongin, Korea, where he was involved in the development of SATA IP and Touch Sensor. In 2009, he joined TLi Inc., in Seongnam, Korea. He has been engaged in research on efficient touch sensing architecture and algorithms. His research interests include sensor architecture such as acceleration, gyro, temperature, humidity, proximity and ambient sensor, LED driving circuit, high-speed system-level integration and mixed-mode circuit design.



Sung Wook Kim received the B.S. and M.S. degree in Control and Instrumentation Engineering (currently Electrical and Computer Eng.) from Seoul National University, Seoul, Korea, in 1995 and 1997, respectively, and Ph. D. degree in

Electrical and Computer Engineering from Seoul National University, Seoul, Korea, in 2002. He joined TLi Inc. in Seongnam, Korea, in 2011, where he is currently the director of MEMS development. His research interests include MEMS design and fabrication.



Jindeok Seo received the B.S. degree in the Department of Electronics from Chungnam National University, Daejeon, Korea, in 2011. Currently, he is pursuing the M.S. degree in the Department of Electronics from Chungnam

National University, Daejeon, Korea. His research interests include CMOS biomedical circuit design and analog-to-digital converters.



Kyomuk Lim received the B.S. degree in the Department of Electronics from Chungnam National University, Daejeon, Korea, in 2011. Currently, he is pursuing the M.S. degree in the Department of Electronics from Chungnam National

University, Daejeon, Korea. His research interests include CMOS biomedical circuit design and analog-to-digital converters.



Seunghyun Im received the B.S. degree in the Department of Electronics from Chungnam National University, Daejeon, Korea, in 2013. Currently, he is pursuing the M.S. degree in the Department of Electronics from Chungnam National

University, Daejeon, Korea. His research interests include CMOS biomedical circuit design and analog-to-digital converters.



Changho Seok received the B.S. degree in the Department of Electronics from Chungnam National University, Daejeon, Korea, in 2012. Currently, he is pursuing the M.S. degree in the Department of Electronics from Chungnam National

University, Daejeon, Korea. His research interests include CMOS biomedical circuit design and analog-to-digital converters.



Hyoungho Ko received his BS and Ph. D. degrees in the School of Electrical Engineering from Seoul National University, Korea, in 2003 and 2008, respectively. He was with Samsung Electronics as a senior engineer from 2008 to 2010. In 2010,

he joined the Department of Electronics, Chungnam National University, Daejeon, Korea, where he is currently assistant professor. His interests include CMOS analog integrated circuit design.



Hyounho Kim received the B.S. degree in the Department of Electronics from Wonkwang University, Iksan, Korea, in 2013. Currently, he is pursuing the M.S. degree in the Department of Electronics from Chungnam National

University, Daejeon, Korea. His research interests include CMOS biomedical circuit design and analog-to-digital converters.