

Analysis of SOHOS Flash Memory with 3-level Charge Pumping Method

Seung-Dong Yang, Seong-Hyeon Kim, Ho-Jin Yun, Kwang-Seok Jeong, Yu-Mi Kim, Jin-Seop Kim, Young-Uk Ko, Jin-Un An, Hi-Deok Lee, and Ga-Won Lee

Abstract—This paper discusses the 3-level charge pumping (CP) method in planar-type Silicon-Oxide-High-k-Oxide-Silicon (SOHOS) and Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) devices to find out the reason of the degradation of data retention properties. In the CP technique, pulses are applied to the gate of the MOSFET which alternately fill the traps with electrons and holes, thereby causing a recombination current I_{cp} to flow in the substrate. The 3-level charge pumping method may be used to determine not only interface trap densities but also capture cross sections as a function of trap energy. By applying this method, SOHOS device found to have a higher interface trap density than SONOS device. Therefore, degradation of data retention characteristics is attributed to the many interface trap sites.

Index Terms—3-level charge pumping, SOHOS flash memory, interface trap, retention

I. INTRODUCTION

The silicon-oxide-nitride-oxide-silicon (SONOS) flash memory has recently drawn attention for applications in electrically erasable and programmable read-only memories due to the advantages of lower programming voltage, smaller cell size, and better

endurance characteristics for memory operation. In addition, the SONOS device is also one of the most promising candidates to realize the continuous vertical scaling on Flash memory through the mechanism of charge trapping in its structure [1, 2]. Since the SONOS device stores charge in the spatially isolated deep-level traps, a single defect in the tunnel oxide will not cause the discharge of the memory cell [3, 4]. For lower voltage operation and further scaling down of memory devices in SONOS structures, decreasing of oxide-nitride-oxide thickness is inevitable. But, the thinning of the oxides and the silicon nitride brings about the charge leakage and decrease of maximum threshold voltage shifts. It has been reported that the linear relationship of the maximum threshold voltage shifts exhibits due to the constants of trapped-electron densities at the top and bottom interface [5]. Recently, SONOS structures with high-k trapping layers being capable of the scaling down were proposed to reduce the operation voltage of program/erase and to maintain the better data retention properties [6]. But, SOHOS devices have the poorer data retention capability than SONOS devices. The optimal compositions in the HfO_2 charge trapping layer and the relevant physical mechanisms still remain unclear and thus are worth further exploring [7]. That is, to find out the reason of degradation of data retention characteristics in SOHOS device, we carried out 3-level charge pumping method analysis which is a powerful tool to get the exact interface trap density.

II. EXPERIMENTAL

The fabrication details are shown in Fig. 1(a). P-type




Fig. 1. (a) Process flow, (b) Cross-sectional TEM images of flash memory structure.

(100) bulk substrates are used as starting materials for a triple dielectric stack structure. The tunneling oxide of 5-nm is thermally grown, and the HfO₂ of 3.5-nm is deposited by an atomic layer deposition (ALD) using tetrakis (ethylmethylamino)hafnium (TEMAHf) precursor and ozone at 350°C, the control oxide of 6-nm is deposited by low-pressure chemical vapor deposition (LPCVD), and post deposition anneal (PDA) is performed at 900°C, 10sec. The gate length is 0.5µm. Then, n-doped source and drain junctions are formed, followed by transistor source/drain annealing at 1000°C in nitrogen ambient for 10sec, and the conventional back-end of line process such as drain contact and signal metal line are progressed. Fig. 1(b) shows the transmission electron microscopy (TEM) images of the cross section of the fabricated devices and a good interface layer between SiO₂ and HfO₂. The major electrical characteristics including 3-level charge pumping method of the devices were measured using a semiconductor parameter analyzer (HP4156C), pulse generator (Agilent81104A).

III. RESULTS AND DISCUSSIONS

Fig. 2 shows the representative transfer characteristics of fabricated SONOS and SOHOS devices with structure of planar-type flash memory. The constant current method is used for threshold voltage (V_{TH}) extraction, where V_{TH} is defined as the bias of gate voltage that forces drain current to $(W/L) \times 100nA$ at $V_D = 0.05V$. Expect that HfO₂ device has lower V_{TH} due to smaller equivalent oxide thickness (EOT), both devices have similar electrical performance.

The device with HfO₂ trapping layer is expected to




Fig. 2. V_{GS} - I_{DS} characteristic of planar type flash memory device.




Fig. 3. Data Retention characteristic of planar type flash memory device.

show better data retention characteristics than that with Si₃N₄ trapping layer, because HfO₂ material has larger conduction band offset than Si₃N₄ material. However, threshold voltage (V_{TH}) of SOHOS device decreased about 23 percent as shown in Fig. 3.

SIMS analysis was further performed in order to verify the chemical composition of the stack. HfO₂ diffusion into SiO₂ takes place. It has been reported that the HfO₂ interface has a high interface trap density [8]. HfO₂ diffused into SiO₂/Si interface leads to an important source defects in the gate oxide stack.

Afterwards, we carried out 3-level charge pumping analysis to find out the definite reason for degradation of retention properties in SOHOS device. Fig. 5(a) shows bias levels above inversion voltage (V_{INV}) and below




Fig. 4. SIMS depth profile of Hafnium diffusion into the tunnel oxide.

accumulation voltage (V_{ACC}) are used as in standard charge pumping [9]. Using 3-level CP, the 2nd pulse duration (t_e) and 2nd pulse voltage (V_e) of the 3-level are varied to determine trap parameters. And Fig. 5(b) shows SOHOS device has much higher charge pumping current than SONOS device. It is shown that strong electron trapping is observed with SOHOS device.

The test devices are MOS capacitors with 100- μm gate length, 100- μm width. The 3-level pulse used here is identical to that of Tseung but with both V_e variable. The pulse is applied to the gate and I_{cp} is measured at the substrate [9]. A 100-Hz pulse with 20-ns rise and fall times was used to explore a wide range of trap time constants. Experimental I_{cp} data obtained as a function of t_e for different values of V_e are shown in Fig. 5(a). At small t_e , I_{cp} decrease approximately as $\ln(t_e)$. This behavior is expected since [9, 10]

$$D_{it}(E_t) = -\frac{1}{qkTfA} \frac{dI_{cp}}{d\ln(t_e)} \left[1 + \frac{kT}{\sigma} \frac{d\sigma}{dE_t} \right] \quad (1)$$

where, k is Boltzman's constant and T is the absolute temperature. If is independent of E_t , this reduces to Eq. (2).

$$D_{it}(E_t) = -\frac{1}{qkTfA} \frac{dI_{cp}}{d\ln(t_e)} \quad (2)$$

As discussed above, when t_e is long, the traps above the Fermi level determined by V_e emit their electrons. Therefore, the traps reach equilibrium, and I_{cp} saturates at




Fig. 5. (a) The three-level CP pulse, (b) Charge pumping current of SONOS and SOHOS device.




Fig. 6. I_{cp} as a function of t_e for electron emission, with pulse bias V_e as a parameter.

long times, as observed in Fig. 6. This clean saturation characteristic indicates that the trap levels are associated with a single emission time and thus each is characterized by a single value of D_{it} which may then be determined using Tseung's method [10] from the variation of saturated I_{cp} with V_e .

The distributions of interface trap density $D_{it}(E_t)$ extracted from 3-level CP measurements are shown in




Fig. 7. Interface-trap density $D_{it}(E_t)$ as a function of band gap energy.

Fig. 7. In both devices, $D_{it}(E_t)$ are smallest in the middle of the gap and increases near the band edges. However, it is noticeable that SOHOS devices have higher interface trap density than SONOS device, with less asymmetric energy profile throughout the Si band gap.

The time constant for electron capture is given by

$$\tau_e = \frac{1}{V_{th} \times \sigma_e \times n_i} \quad (3)$$

where V_{th} is the electron thermal velocity, n_i is the intrinsic carrier density, and σ_e is the capture cross section. For a 100 kHz symmetrical square gate pulse, we have $\tau = 10\mu s$ and the capture cross section is extracted to be 2.43×10^{-16} for SOHOS with $V_{th} = 1 \times 10^7$ cm/s and $n_i = 1 \times 10^{14}$ cm⁻³.

V. CONCLUSIONS

This paper discusses the reason of poor reliability in planar-type SOHOS devices compared with SONOS devices. We have studied the interface trap density of planar-type SOHOS devices and its energy profile through 3-level charge pumping method. SOHOS devices have a higher interface trap density than SONOS devices. Therefore, the degradation of data retention characteristics is attributed to many interface trap sites.

ACKNOWLEDGMENTS

This research was financially supported by the

Ministry of Knowledge Economy (MKE) and Korea Institute for Advancement of Technology (KIAT) through the Workforce Development Program in Strategic Technology, and fund of Chungnam National University (2012-1713)

REFERENCES

- [1] M. L. French, C. Y. Chen, H. Sathianathan, and M. H. White, "Design and scaling of a SONOS multi-dielectric device for nonvolatile memory applications," *IEEE Trans. Compon., Packag., Manuf. Technol. A*, vol. 17, no. 3, pp. 390–397, Sep. 1994.
- [2] J. K. Bu and M. H. White, "Design considerations in scaled SONOS nonvolatile memory devices," *Solid-State Electron.*, vol. 45, no. 1, pp. 113–120, Jan. 2001.
- [3] H. Wann and C. Hu, "High endurance ultrathin tunnel oxide in MONOS device structure for dynamic memory applications," *IEEE Electron Device Lett.*, vol. 16, pp. 491–493, May 1995.
- [4] Y. Kamagaki, S. I. Minami, T. Hagiwara, K. Furusawa, T. Furuno, K. Uchida, M. Terasawa, and K. Yamazaki, "Yield and reliability of MNOS EEPROM products," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1714–1722, Nov. 1989.
- [5] T. Ishida, Y. Okuyama, and R. Yamada, "Characterization of charge traps in metal-oxide-nitride-oxide-semiconductor (MONOS) structure for embedded flash memories," *IEEE Annu. Int. Rel. Phys. Symp.*, pp.516-522 (2006).
- [6] Wang, Ying Qian, et al. "Electrical characteristics of memory devices with a high-k HfO2 trapping layer and dual SiO2/Si3N4 tunneling layer." *IEEE transactions on electron devices* 54.10 (2007): 2699-2705.
- [7] T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, "Performance improvement of SONOS memory by band gap engineering of charge-trapping layer," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 205–207, Apr. 2004.
- [8] Wilk, Glen D., Robert M. Wallace, and J. M. Anthony. "High-κ gate dielectrics: Current status and materials properties considerations." *Journal of applied physics* 89.10 (2001): 5243-5275.
- [9] G. Groeseneken, H. E. Maes, N. Beltran, and R. F.

Dekeersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Tmns. Electron Devices*, vol. ED-31, p. 42, Jan. (1984).

- [10] W. L. Tseng, "A new charge pumping method of measuring Si-SiO₂ interface states," *J. Appl. Phys.*, vol. 62, p. 591, July (1987).



Seung-Dong Yang received a B.S. and M.S. degree in Electronics Engineering from the Chungnam National University, Daejeon, Korea in 2010 and 2012, respectively. He is currently working toward a Ph.D.

degree in the Department of Electronics Engineering, Chungnam National University, Daejeon, Korea. His research fields are SONOS flash memory including fabrication, electrical analysis, and TCAD simulation.



Seong-Hyeon Kim received the B.S. degree in Electronics Engineering, in 2013, and is currently working toward the M.S. degree in the Dept. of Electronics Engineering from the Chungnam National University, Daejeon, Korea. His research

interests include SONOS flash memory and TFTs.



Ho-Jin Yun received a B.S. and M.S. degree in Electronics Engineering from the Chungnam National University, Daejeon, Korea in 2009 and 2011, respectively. He is currently working toward a Ph.D. degree in the Department of

Electronics Engineering, Chungnam National University, Daejeon, Korea. His research interests include TFTs such as organic TFTs, and oxide-based TFTs.



Kwang-Seok Jeong received a B.S. and M.S. degree in Electronics Engineering from the Chungnam National University, Daejeon, Korea in 2007 and 2011, respectively. He is currently working toward a Ph.D. degree in the Department of

Electronics Engineering, Chungnam National University, Daejeon, Korea. His research interests include TFTs such as LTPS TFTs, organic TFTs, and oxide-based TFTs, and high efficient silicon solar cells.



Yu-Mi Kim received a B.S. and M.S. degree in Electronics Engineering from the Chungnam National University, Daejeon, Korea in 2009 and 2011, respectively. He is currently working toward a Ph.D. degree in the Department of

Electronics Engineering, Chungnam National University, Daejeon, Korea. His research interests include LTPS TFTs and TCAD simulation.



Jin-Seop Kim received the B.S. degree in Electronics Engineering, in 2013, and is currently working toward the M.S. degree in the Dept. of Electronics Engineering from the Chungnam National University, Daejeon, Korea. His research

interests include spintronics and TFTs.



Young-Uk Ko received the B.S. degree in Electronics Engineering, in 2013, and is currently working toward the M.S. degree in the Dept. of Electronics Engineering from the Chungnam National University, Daejeon, Korea. His research

interests include silicon solar cells.



Jin-Un An received the B.S. degree in Electronics Engineering, in 2013, and is currently working toward the M.S. degree in the Dept. of Electronics Engineering from the Chungnam National University, Daejeon, Korea. His research

interests include TCO and Diode.



Hi-Deok Lee received a B.S., M.S., and Ph.D. degrees in Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1990, 1992, and 1996,

respectively. In 1993, he joined the LG Semicon Company, Ltd. (currently SK Hynix Semiconductor Ltd.), Chongju, Choongbuk, Korea. His research interests are in nanoscale CMOS technology and its reliability physics, silicide technology, and Test Element Group design. His research interests also include development of high performance analog and high voltage MOSFETs, and high efficient silicon solar cells.



Ga-Won Lee received a B.S., M.S., and Ph.D. degrees in Electrical Engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1994, 1996, and 1999, respectively. In 1999, she joined Hynix Semiconductor Ltd.

(currently SK Hynix Semiconductor Ltd.) as a senior research engineer, where she was involved in the development of 0.115- μm , 0.09- μm DDRII DRAM technologies. Since 2005, she has been at Chungnam National University, Daejeon, Korea, as an Associate Professor with the Department of Electronics Engineering. Her main research fields are flash memory, flexible display technology including fabrication, electrical analysis, and modeling.