Communications of the Korean Institute of Information Scientists and Engineers (정보과학회지)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

원자력 발전소의 FPGA 기반 계측제어 시스템을 위한 통합 소프트웨어 개발 환경

  • Published : 2014.12.16
Download PDF
⟨ Previous Next ⟩

Abstract

Keywords

Acknowledgement

Grant : FPGA-기반 제어기 통합개발환경을 위한 핵심 소프트웨어 기술 개발

Supported by : 한국원자력연구원

References

  1. J. R. Stephen Brown, FPGA and CPLD Architectures: A Tutorial, vol. 13, 1996
  2. Wikipedia, Field-programmable gate array, http://en.wikipedia.org/wiki/FPGA
  3. Wikipedia, Programmable logic controller, http://en.wikipedia.org/wiki/Programmable_logic_controller
  4. J. She, "Investigation on the Benefits of Safety Margin Improvement in CANDU Nuclear Power Plant Using an FPGA-based Shutdown System", Ph.D. thesis, The University of Western Ontario, 2012
  5. Korea Atomic Energy Research Institute(KAERI), Survey of the CPLD/FPGA Technology for Application to NPP Digital I&C System, Tech. Rep., 2009
  6. NRC, Diversity and Defense in Depth in Digital Instrumentation and Controls, http://www.nrc.gov/about-nrc/regulatory/research/digital/key-issues/diversity-defense.html
  7. J. Yoo, T. Kim, S. Cha, J.-S. Lee, and H. S. Son, "A Formal Software Requirements Specification Method for Digital Nuclear Plants Protection Systems," Journal of Systems and Software, vol. 74, no. 1, pp. 73-83, 2005 https://doi.org/10.1016/j.jss.2003.10.018
  8. W.E. Vesely, F.F. Goldberg, N.H. Roberts, D.F. Haasl, Fault tree handbook, Technical report NUREG-0492, US Nuclear Regulatory Commission, 1981
  9. T. Kim, J. Yoo, and S. Cha, "A Synthesis Method of Software Fault Tree from NuSCR Formal Specification using Templates," Journal of the Korean Institute of Information Scientists and Engineers - Software and Application (in Korean), vol. 32, no. 12, pp. 1178-1191, 2005
  10. K. McMillan, "Cadence SMV," http://www.kenmcmil.com
  11. E. Jee, S. Jeon, S. Cha, K. Koh, J. Yoo, G. Park, and P. Seong, "FBD Verifier: Interactive and Visual Analysis of Counterexample in Formal Verification of Function Block Diagram," Journal of Research and Practice in Information Technology, vol. 42, no. 3, pp. 255-272, August 2010
  12. IEC: International Electrotechnical Commission, International standard for programmable controllers: Programming languages, part 3 (1993)
  13. 김재엽, 이동아, 서영주, 유준범, "NuSCRtoFBD 4.0: NuSCR 정형명세언어로부터 FPGA 개발용 FBD프로그램 자동생성 도구", 2014년 한국컴퓨터종합학술대회 논문집 (KCC 2014), pp 1986-1988, 2014
  14. 이동아, 김의섭, 서영주, 유준범, "FBDEditor: 원자력 계측제어 시스템 개발을 위한 FBD 설계 프로그램," 2014 한국소프트웨어공학학술대회 (KCSE 2014), pp.31S-318, 2014
  15. 이동아, 김의섭, 유준범, "고장수목을 이용한 Function Block Diagram의 위험성 분석 기법 연구," 한국정보과학회 제39회 추계발표회 (KIISE 2012), Vol.39, No.2(B), pp.76-78, 2012
  16. Junbeom Yoo, Jong-Hoon Lee, Sehun Jeong and Sungdeok Cha, "FBDtoVerilog: A Vendor-Independent Translation from FBDs into Verilog Programs," The Twenty-Third International Conference on Software Engineering and Knowledge Engineering (SEKE 2011), pp.48-51, 2011
  17. R. K. Brayton, G. D. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S.-T. Cheng, S. A. Edwards, S. P. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R. K. Ranjan, S. Sarwary, T. R. Shiple, G. Swamy, T. Villa, "VIS: A System for Verification and Synthesis", The 8th International Conference on Computer Aided Verification (CAV '96), pp.428-432, 1996
  18. Eui-Sub Kim, Junbeom Yoo, Jong-Gyun Choi, Jang-Yeol Kim, Jang-Soo Lee, "A Correctness Verification Technique for Commercial FPGA Synthesis Tools", Transactions of the Korean Nuclear Society Autumn Meeting, pp 1986-1988, 2014
  19. Sejin Jung, Dong-Ah Lee, Eui-Sub Kim, Junbeom Yoo, Jang-Soo Lee, "Programming Guidelines for FBD Programs in Reactor Protection System Software", Transactions of the Korean Nuclear Society Autumn Meeting, pp 1986-1988, 2014
  20. Eunkyoung Jee, Junbeom Yoo, Sungdeok Cha and Doohwan Bae, "A Data Flow-based Structural Testing Technique for FBD Programs," Information & Software Technology, Vol.51, No.7, July, pp.1131-1139, 2009 https://doi.org/10.1016/j.infsof.2009.01.003
  21. Junbeom Yoo, Eui-Sub Kim and Jang-Soo Lee, "A Behavior-Preserving Translation from FBD Design to C Implementation for Reactor Protection System Software," Nuclear Engineering and Technology, Vol.45, No.4, pp.489-504, 2013 https://doi.org/10.5516/NET.04.2012.085
  22. Dong-Ah Lee, Eui-sub Kim, Junbeom Yoo, Jang-Soo Lee, and Jong Gyun Choi, "FBDtoVerilog 2.0: An automatic translation of FBD into Verilog to develop FPGA," International Conference on Information Science & Applications 2014 (ICISA2014), pp.447-450, 2014
  23. Synopsis, Synplify Pro, http://www.synopsys.com/Tools/Implementation/FPGAImplementation/FPGASynthesis/Pages/SynplifyPro.aspx
  24. Hoare T. The verifying compiler: a grand challenge for computing research. Modular Programming Languages, pp 25-35, 2003
  25. Junbeom Yoo, Eui-Sub Kim, Dong-Ah Lee and Jong-Gyun Choi, "An Integrated Software Development Framework for PLC & FPGA based Digital I&Cs," International Symposium on Future I&C for Nuclear Power Plants (ISOFIC/ISSNP 2014), Aug. 25-28, Jeju, Republic of Korea, 2014
  26. KNICS, Korea nuclear instrumentation and control system r&d center,