IEIE Transactions on Smart Processing and Computing

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Comparative Performance Analysis of High Speed Low Power Area Efficient FIR Adaptive Filter

  • Jaiswal, Manish (Department of Electronics and Communication, Dehradun Institute of Technology)
  • Received : 2014.01.15
  • Accepted : 2014.07.28
  • Published : 2014.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents the comparative performance of an adaptive FIR filter for a Delayed LMS algorithm. The delayed error signal was used to obtain a Delayed LMS algorithm to allow efficient pipelining for achieving a small critical path and area efficient implementation. This paper presents hardware efficient results (device utilization parameters) and power consumed. The FPGA families (Artix-7, Virtex-7, and Kintex-7) for a low voltage perspective are shown. The synthesis results showed that the artix-7 CMOS family achieves the lowest power consumption of 1.118 mW with 83.18 % device utilization. Different Precision strategies, such as the speed optimization and power optimization, were imposed to achieve these results. The algorithm was implemented using MATLAB (2013b) and synthesized on the Leonardo spectrum.

Keywords

References

  1. Bernals Widrow, Samuel D. Stearns, Adaptive signal processing. Prentice-Hall Signal Processing Series, 1985
  2. Hyung-il Kim, Kaushik Roy, "Ultra-Low Power DLMS Adaptive Filter For Hearing Aid Applications", ISLPED'01, August 6-7, 2001, Huntington Beach, California, USA. Copyright 2001 ACM 1-58113-371-5/01/0008 Article (CrossRef Link)
  3. An Luo; Electr. & Inf. Eng. Coll., Hunan Univ., Changsha ; Zhikang Shuai ; Wenji Zhu ; Ruixiang Fan "Development of Hybrid Active Power Filter Based on the Adaptive Fuzzy Dividing Frequency- Control Method", IEEE Transact on Power Delivery, Volume:24 Issue:1. Article (CrossRef Link)
  4. Wies, R.W. Fairbanks, AK ; Pierre, J.W. Trudnowski, D.J. "Use of least mean square (LMS)adaptive filtering technique for estimating low frequency electromechanical models in power system", American Control Conference, 2002. Proceedings of the 2002.
  5. K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York, USA: Wiley, 1999.
  6. Naresh Grover, Dr. M. K. Soni "Reduction of Power Consumption in FPGAs - An Overview", I.J. Information Engineering and Electronic Business, 2012, 5, 50-69. Article (CrossRef Link)
  7. Meher, P.K. ; Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore, Singapore ; Sang Yoon Park, "Critical-Path Analysis and Low Complexity Implementation of LMS Adaptive Algorithm", Circuits and Systems I: Regular Papers, IEEE Transactions on (Volume:61, Issue: 3). Article (CrossRef Link)
  8. Pramod K. Meher and Megha Maheswari, "A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm", International Symposium onCircuits and Systems (ISCAS), 2011 IEEE. Article (CrossRef Link)
  9. Glentis et al., "Efficient least squares adaptive algorithms for FIR transversal filtering," IEEE Signal Processing Magazine, vol 16, no. 4, 1999. Article (CrossRef Link)
  10. www.xilinx.com