DOI QR코드

DOI QR Code

Efficient Token Flow Design for the MPEG RMC Framework

  • Cui, Li (Department of Computer & Software, Hanyang University) ;
  • Kim, Sowon (Department of Computer & Software, Hanyang University) ;
  • Kim, Hyungyu (Division of Computer Science & Engineering, Hanyang University) ;
  • Jang, Euee S. (Division of Computer Science & Engineering, Hanyang University)
  • 투고 : 2014.01.15
  • 심사 : 2014.07.28
  • 발행 : 2014.10.31

초록

This paper proposes an efficient token flow design methodology for a decoder in the MPEG Reconfigurable Media Coding (RMC) framework. The MPEG RMC framework facilitates a decoder to be configured with a set of modules called functional units (FUs) that are connected by tokens. Such a modular design philosophy of the MPEG RMC framework enables the reusability and reconfigurability of FUs. One drawback of the MPEG RMC framework is that the decoder performance can be affected by increasing the token transmissions between FUs. The proposed method improves the design of the FU network in the RMC framework toward real-time decoder implementation. In the proposed method, the merging of FU, the separation of token flow, and the merging of token transactions are applied to minimize the token traffic between FUs. The experimental results of the MPEG-4 SP decoder show that the proposed method reduces the total decoding time by up to 77 percent compared to the design of the RMC simulation model.

키워드

참고문헌

  1. ISO/IEC 23001-4:2011, Information technology: MPEG systems technologies-Part 4:Codec configuration representation, 2011. Article (CrossRef Link)
  2. H. Amer, A.A.H. Ab-Rahman, I. Amer, C. Lucarz, and M. Mattavelli, "Methodology and technique to improve throughout of FPGA-based CAL dataflow programs: case study of the RVC MPEG-4 SP intra decoder," Signal Processing Systems (SiPS), pp.186-191, 2011. Article (CrossRef Link)
  3. M. Hentati, Y. Aoudni, JF Nezan, M. Abid, and O. Deforges, "FPGA dynamic reconfiguration using the RVC technology: inverse quantization case study," Conference on Design and Achitectures for Signal and Image Processing (DASIP), pp.1-7, 2011. Article (CrossRef Link)
  4. H. Yviquel, E. Casseau, M. Wipliez, M. Raulet, "Efficient multicore scheduling of dataflow process networks," Signal Processing Systems (SiPS), pp.198-203, 2011.Article (CrossRef Link)
  5. S. Casale-Brunet, A. Elguindy, E. Bezati, R. Thavot, G. Roquier, M. Mattavelli, J. Janneck, "Methods to explore design space for MPEG RMC codec specifications," Signal Processing: Image Communication, pp. 1278-1294, 2013. Article (CrossRef Link)
  6. R. Gu, J. W. Janneck, S. S. Bhattacharyya, M. Raulet, M. Wipliez, W. Plishker, "Exploring the Concurrency of an MPEG RVC Decoder Based on Dataflow Program Analysis," IEEE Transactions on Circuilts and Systems for Video Technology, pp.1646-1657, 2009. Article (CrossRef Link)
  7. M. Wipliez, M. Raulet, "Classification of Dataflow Actors with Satisfiability and Abstract Interpretation," International Journal of Embedded and Real-Time Communication Systems, 2012. Article (CrossRef Link)
  8. J. Ersfolk, G. Roquier, W. Lund, M. Mattavelli, J. Lilius, "Static and Quasi-static Composition of Stream Processing Applications from Dynamic Dataflow Programs," International Conference Acoustics, Speech and Signal Processing (ICASSP), IEEE, 2013. Article (CrossRef Link)
  9. J. Gorin, H. Yviquel, F. Preteux, "Just-in-Time Adaptive Deocder Engine: A Universal Video Decoder based on MPEG RVC," ACM Multimedia, Scottsdale, USA, 2011. Article (CrossRef Link)
  10. ISO/IEC 23002-4:2014. Information technology: MPEG video technologies Part 4: Video Tool Libray, 2014. Article (CrossRef Link)
  11. C. Lucarz, G. Roquier, M. Mattavelli, "High Level Design Space Exploration of RVC Codec Specifications for Multi-core Heterogeneous Platforms," Conference on Design and Achitectures for Signal and Image Processing (DASIP), Edinburgh, 2010. Article (CrossRef Link)
  12. S. C. Brunet, E. Bezati, C. Alberti, M. Mattavelli, E. Amaldi, J. W. Janneck, "Partitioning and Optimization of High Level Stream Applications for Multi Clock Domain Architectures," IEEE Workshop on Signal Processing Systems(SiPS), Taipei, 2013. Article (CrossRef Link)
  13. J. Boutellier, C. Lucarz, S. Lafond, V. M. Gomez, M. Mattavelli, "Quasi-Static Scheduling of CAL Actor Networks for Reconfigurable Video coding," Jounral of Signal Processing Systems,pp. 191-202, 2011. Article (CrossRef Link)
  14. C. Tulvan, and S. Lee, "Installation and usage of software frameworks for GTL," ISO/IEC JTC1/SC29/WG11 N12767, Geneva, Switzerland, May, 2012. Article (CrossRef Link)
  15. H. Kim, S. Kim, M. Park, H. Shin, B. Choi, C. Yie, and E. S. Jang, "MPEG-4 ASP Decoder Description and a Case Study of the Decoder Design Process in the RVC framework," ISO/IEC JTC1/SC29/WG11 M16450, Maui, USA, April 2009. Article (CrossRef Link)
  16. S. Lee, J. Lee, S. Lee, and E. S. Jang, "Proposed to use the virtual FU concept in RVC/RGC," ISO/IEC JTC1/SC29/WG11 M22735, Geneva, Switzerland, Nov. 2011. Article (CrossRef Link)
  17. C. Tulvan, S. Lee, M. Raulet, E. S. Jang, and M. Preda, "Text of ISO/IEC 23002-4:2010/PDAM 3 Graphics Tool Library for Reconfigurable Multimedia Coding Framework," ISO/IEC JTC1/SC29/WG11 N12589, San Jose, USA, Feb. 2012. Article (CrossRef Link)
  18. ISO/IEC, Video conformance Bitstreams, Publicly Available Standards: ISO/IEC 14496-4:2004 Conformance testing, 2012. Article (CrossRef Link)