DOI QR코드

DOI QR Code

Folded Architecture for Digital Gammatone Filter Used in Speech Processor of Cochlear Implant

  • Karuppuswamy, Rajalakshmi (Department of Electronics and Communication Engineering, PSG College of Technology) ;
  • Arumugam, Kandaswamy (Department of Biomedical Engineering, PSG College of Technology) ;
  • Swathi, Priya M. (Department of Electronics and Communication Engineering, PSG College of Technology)
  • Received : 2012.04.10
  • Accepted : 2013.02.27
  • Published : 2013.08.01

Abstract

Emerging trends in the area of digital very large scale integration (VLSI) signal processing can lead to a reduction in the cost of the cochlear implant. Digital signal processing algorithms are repetitively used in speech processors for filtering and encoding operations. The critical paths in these algorithms limit the performance of the speech processors. These algorithms must be transformed to accommodate processors designed to be high speed and have less area and low power. This can be realized by basing the design of the auditory filter banks for the processors on digital VLSI signal processing concepts. By applying a folding algorithm to the second-order digital gammatone filter (GTF), the number of multipliers is reduced from five to one and the number of adders is reduced from three to one, without changing the characteristics of the filter. Folded second-order filter sections are cascaded with three similar structures to realize the eighth-order digital GTF whose response is a close match to the human cochlea response. The silicon area is reduced from twenty to four multipliers and from twelve to four adders by using the folding architecture.

Keywords

References

  1. E. de Boer, "Synthetic Whole-Nerve Action Potentials for the Cat," J. Acoust. Soc. Am., vol. 58, no. 5, 1975, pp. 1030-1045. https://doi.org/10.1121/1.380762
  2. R.F. Lyon and C. Mead, "An Analog Electronic Cochlea," IEEE Trans. Acoust. Speech, Signal Process., vol. 36, no. 7, July 1988, pp. 1119-1134. https://doi.org/10.1109/29.1639
  3. S. Mandal, S.M. Zhak, and R. Sarpeshkar, "A Bio-Inspired Active Radio-Frequency Silicon Cochlea," IEEE J. Solid-State Circuits, vol. 44, no. 6, June 2009, pp. 1814-1828. https://doi.org/10.1109/JSSC.2009.2020465
  4. C.D. Summerfield and R.F. Lyon, "ASIC Implementation of the Lyon Cochlea Model," Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., vol. 5, Mar. 1992, pp. 673-676.
  5. S.C. Lim et al., "VHDL-Based Design of Biologically Inspired Pitch Detection System," Proc. IEEE Int. Conf. Neural Netw., vol. 2, June 1997, pp. 922-927.
  6. M. Brucke et al., "Digital VLSI-Implementation of a Psychoacoustically and Physiologically Motivated Speech Preprocessor," Proc. NATO Adv. Study Institute Comput. Hearing, Il Ciocco, Italy, July 1998, pp. 157-162.
  7. A. Mishra and A.E. Hubbard, "A Cochlear Filter Implemented with a Field-Programmable Gate Array," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 49, no. 1, Jan. 2002, pp. 54-60. https://doi.org/10.1109/82.996059
  8. M.P. Leong, C.T. Jin, and P.H.W. Leong, "An FPGA-Based Electronic Cochlea," EURASIP J. Appl. Signal Process., no. 7, 2003, pp. 629-638.
  9. L. Van Immerseel and S. Peters, "Digital Implementation of Linear Gammatone Filters: Comparison of Design Methods," Acoust. Research Lett. Online, vol. 4, no. 3, Mar. 2003, pp. 59-64. https://doi.org/10.1121/1.1573131
  10. R.V. Dundur et al., "Digital Filter for Cochlear Implant Implemented on a Field-Programmable Gate Array," PWASET, vol. 45, Sept. 2008, pp. 468-472.
  11. V.H. Kumar and P.S. Ramaiah, "Digital Speech Processing Design for FPGA Architecture for Auditory Prostheses," J. Comput. Sci. Eng., vol. 6, no. 1, Mar. 2011, pp. 33-42.
  12. P.I.M. Johannesma, "The Pre-response Stimulus Ensemble of Neurons in the Cochlear Nucleus," Proc. IPO Symp. Hearing Theory, Eindhoven, The Netherlands, 1972, pp. 58-69.
  13. A.G. Katsiamis, E.M. Drakakis, and R.F. Lyon, "Practical Gammatone-Like Filters for Auditory Processing," EURASIP J. Audio, Speech, Music Process., vol. 2007, 2007, article no. 063685.
  14. R.F. Lyon, A.G. Katsiamis, and E.M. Drakakis, "History and Future of Auditory Filter Models," Proc. IEEE Int. Symp. Circuits Syst., Paris, France, 2010, pp. 3809-3812.
  15. A.G. Katsiamis, E.M. Drakakis, and R.F. Lyon, "Introducing the Differentiated All-Pole and One-Zero Gammatone Filter Responses and Their Analogue VLSI Log-Domain Implementation," Proc. 49th MWSCAS, San Juan, Puerto Rico, Aug. 2006, pp. 561-565.
  16. W. Ngamkham et al., "Analog Complex Gammatone Filter for Cochlear Implant Channels," Proc. IEEE Int. Symp. Circuits Syst., Paris, France, 2010, pp. 969-972.
  17. A.M.H.J. Aertsen and P.I.M. Johannesma, "Spectrotemporal Receptive Fields of Auditory Neurons in the Grassfrog - I: Characterization of Tonal and Natural Stimuli," Bio. Cybern., vol. 38, no. 4, 1980, pp. 223-234. https://doi.org/10.1007/BF00337015
  18. M. Slaney, "An Efficient Implementation of the Patterson-Holdsworth Auditory Filter Bank," Apple Computer Corp., Technical Report #35, 1993.
  19. P. Mahalakshmi and M.R. Reddy, "Signal Analysis by Using FIR Filter Banks in Cochlear Implant Prostheses," Proc. Int. Conf. Syst. Med. Biology, IIT Kharagpur, India, Dec. 2010, pp. 253-258.
  20. K. Rajalakshmi and A. Kandaswamy, "VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant," Int. J. Comput. Appl., vol. 39, no. 7, Feb. 2012, pp. 19-22.
  21. T. Irino and M. Unoki, "An Analysis/Synthesis Auditory Filterbank Based on an IIR Gammachirp Filter," Computational Models of Auditory Function, S. Greenberg and M. Slaney, Eds. IOS Press, 2001, pp. 317-332.
  22. V. Hohmann, "Frequency Analysis and Synthesis Using a Gammatone Filterbank," Acta Acustica United Acustica, vol. 88, no. 3, 2002, pp. 433-442.
  23. M. Unoki and M. Akagi, "A Method for Signal Extraction from Noise-Added Signals," Electron. Commun. Japan (Part 3), vol. 80, no. 11, Nov. 1997, pp. 1-11.
  24. K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, Wiley India Pvt. Ltd., 2007.
  25. M. Ayinala, M. Brown, and K.K. Parhi, "Pipelined Parallel FFT Architectures via Folding Transformation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 6, June 2012, pp. 1068-1081. https://doi.org/10.1109/TVLSI.2011.2147338
  26. S.-R. Kuang, J.-P. Wang, and C.-Y. Guo, "Modified Booth Multipliers with a Regular Partial Product Array," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 5, May 2009, pp. 404-408. https://doi.org/10.1109/TCSII.2009.2019334
  27. A.E. Willner et al., "Optical Signal Processing Using Tunable Delay Elements Based on Slow Light," IEEE J. Sel. Topics Quantum Electron., vol. 14, no. 3, 2008, pp. 691-705. https://doi.org/10.1109/JSTQE.2007.914659
  28. K. Rajalakshmi, S. Gondi, and A. Kandaswamy, "A Fractional Delay FIR Filter Based on Lagrange Interpolation of Farrow Structure," Int. J. Elect. Electron. Eng., vol. 1, no. 4, 2012, pp. 103-107.

Cited by

  1. Low Power Adder Based Auditory Filter Architecture vol.2014, pp.None, 2013, https://doi.org/10.1155/2014/709149
  2. Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation vol.25, pp.10, 2013, https://doi.org/10.1109/tvlsi.2017.2687404
  3. An area/power-aware 32-channel compressive gammachirp filterbank chip based on hybrid stochastic/binary computation vol.9, pp.4, 2018, https://doi.org/10.1587/nolta.9.423
  4. 무선충전이 가능한 인체삽입형 센서 개발: 전자회로부 vol.42, pp.6, 2018, https://doi.org/10.5916/jkosme.2018.42.6.478
  5. Development of ECG Monitoring System and Implantable Device with Wireless Charging vol.10, pp.1, 2019, https://doi.org/10.3390/mi10010038
  6. Area efficient folded undecimator based ECG detector vol.11, pp.1, 2013, https://doi.org/10.1038/s41598-021-82231-2